XBurst[®] Instruction Set Architecture MIPS eXtended Architecture

Programming Manual

Release Date: June 2, 2017





XBurst® MIPS eXtended Architecture

Programming Manual

Copyright © 2005-2016 Ingenic Semiconductor Co., Ltd. All rights reserved.

Disclaimer

This documentation is provided for use with Ingenic products. No license to Ingenic property rights is granted. Ingenic assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by Ingenic Terms and Conditions of Sale.

Ingenic products are not designed for and should not be used in any medical or life sustaining or supporting equipment.

All information in this document should be treated as preliminary. Ingenic may make changes to this document without notice. Anyone relying on this documentation should contact Ingenic for the current documentation and errata.

Ingenic Semiconductor Co., Ltd.

Ingenic Headquarters, East Bldg. 14, Courtyard #10 Xibeiwang East Road, Haidian District, Beijing, China,

Tel: 86-10-56345000 Fax:86-10-56345001

Http://www.ingenic.com



CONTENTS

1	Ove	erview of XBurst [®] MXA	. 3
2	Pro	gramming model	. 4
	2.1	Data Formats	. 5
	2.1.		
	2.1.	-	
	2.1.	3 Floating-point complex data format	. 6
	2.2	Data Register	
	2.3	Control register	. 6
	2.3.	1 MSA Implementation Register (MSAIR, register 0)	. 6
	2.3.	2 MSA Control and Status Register (MSACSR, register 31)	. 6
	2.4	Exceptions	. 7
3	Inst	truction Set	. 9
	3.1	Instruction Syntax and Encoding	10
	3.1.		
	3.1.	·	
	3.2	Instruction Set Summary by Gategory	
	3.3	Alphabetical list of Instructions	
		CSL.df	
		CSR.df	
		CUL.df	
		CUR.df	
	ADE	DSL.df	19
	ADE	DSR.df	20
	ADE	DUL.df	21
	ADE	DUR.df	22
	BEX	P.df	23
	BEX	T.df	24
	BMI	R.V	25
	ВМ	U.V	26
	FCN	/UL.df	27
	FEX	UPLC.df	29
	FEX	UPRC.df	30
	LDI	NS.df	31
	LDI	NSS.df	32
	LDI	NSSU.df	33
	LDI	NSSU2.df	34
	LDI	NSU.df	35
	МО	VBP.B	36
	MO	VBT.B	37



MOVE.W	20
MULSL.df	
MULSR.df	
MULUL.df	
MULUR.df	
PCNT.V	
SATSS.df	
SATUS.df	
SATUU.df	_
SLL.V	
SLLI.V	
SRLV	
SRLI.V	
STEXT.df	_
STEXTU.df	_
SUBSL.df	53
SUBSR.df	54
SUBUL.df	55
SUBUR.df	56
VSHFR.B	57
VSLDI.B	58
Appendix A	59
A.1 COP2 Encoding of rs Field	59
A.2 COP2 Encoding of Function Field when rs = 3RFC2	60
A.3 COP2 Encoding of Function Field when rs = 2RFC2	61
A.4 COP2 Encoding of Function Field when rs = 3RC2	62
A.5 COP2 Encoding of Function Field when rs = 2RC2	
A.6 COP2 Encoding of df/n field when rs = ELMC	
A.7 COP2 Encoding of df/n field when rs = ELM2RC2	
Revision History	66



1 Overview of XBurst® MXA

The XBurst® MIPS eXtended Architecture (MXA) module is as the enhanced part of the standard MIPS architecture that is programmer-friendly. The MXA is a software-programmable solution to handle heavy-duty speech, image processing.

The following complex floating-point operations deal with subnormal, NaN, Inf by the rule:

The normal operand is as the same as IEEE Standard for Floating-point Arithmetic 754-2008. The subnormal operand/result is saturated into plus/minus zero. The NaN or Inf result is saturated into plus/minus maximum normal number.



2 Programming model

This chapter describes MXA Programming model. This chapter includes the following sections:

- Data Formats
- Reigster File
- Control register
- Exceptions



2.1 Data Formats

The MXA instructions support the following data type:

- > 2-bit, 4-bit signed integers, 8-bit, 16-bit, 32-bit, and 64-bit signed and unsigned integers
- > 32-bit single precision floating point
- > XBurst half-single precision floating point


2.1.1 MXA Covert Interchage Control Value

Bits	Name	Description		
10:4	bias	The bias of 16-bit floating-point.		
		The valid value is from 0 to 2 ^{ebits} -1.		
		However, if ebits' value is 0x8, the bias only		
		can set to 0x7f.		
3:0	ebits	The exponent bits of 16-bit floating-point.		
		The valid value is from 2 to 8.		

If the value of bias or ebits is invalid, the instructions FEXUPLC.W, FEXUPRC.W result value is **UNPREDICTABLE**.

2.1.2 XBurst 16-bit Floating-point data type

XHS(XBurst half single) is 16-bit floating-point data type.




the XHS's fields are:

- 1-bit sign, s = (-1)^S
- Biased exponent, e= E bias
- Binary fraction, f = 1 + 0.F

The XHS's value is s * 2^e * f.

if Exponent = 0 and Fraction = 0, the value is zero.

for example,



Above the field, ebits' value should set to 0x5, the parameter of XHS Floating-point data types:

Parameter	bias set to				
	0	15	31		
Bits of mantissa precision, p		10			
Maximum exponent, emax	31	16	0		
Minimum exponent, emin	0	-15	-31		
Representation of fraction		1.F			

When the software down-covert single or double type to XHS, the source data values exceed the largest or smallest valid value of XHS and then the destination value is saturated into the largest or



smallest XHS' value.

2.1.3 Floating-point complex data format

The complex data type is compatible with GNU-gcc complex arithmetic. The vector register layout for elements of 32-bit floating-point complex data format as follow:

127			96	95			64	63			32	31				0
	W[3]				W[2]			W[1]			W[0]					
C[1]	C[1].Imaginary			1].Imaginary C[1].Real			C[0].Imaginary		C[0].Real			ıl				
MSB			LSB	MSB			LSB	MSB			LSB	MSB				LSB

A vector includes two 32-bit floating-point complex data. The layout is the same as the complex type of GNU-gcc.

2.2 Data Register

The MXA operates on 32 128-bit wide vector registers which shared with the MSA vector registers.

2.3 Control register

The control registers are used to record and manage the MXA state and resources. The MXA sharing the control register with the MSA:

MSAIR - MSA implementation and revision register

MSACSR - MSA control and status register

2.3.1 MSA Implementation Register (MSAIR, register 0)

The MSAIR Register is a 32-bit read-only register.

MSAIR

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0




Table 2.1 MSA_MIR Register Field Description

Bits	Name	Name Description					
31:17	Reserved	Writing has no effect, read as zero.	R				
16	WRP	Vector Registers Partitioning.					
15:8	Processor ID	Processor ID number	R				
7:0	Version	Version number.	R				

2.3.2 MSA Control and Status Register (MSACSR, register 31)



MSACSR

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved	FS Reserved	ldml	Reserved	X	Causes	Enables	Flags	RM
----------	----------------	------	----------	---	--------	---------	-------	----

Table 2.2 MSA_MCSR Register Field Description

Bits	Name	Description	R/W				
31:25	Reserved	Writing has no effect, read as zero.	R				
24	FS	Flush to zero for denormalized number result.	RW				
		0: do not flush to zero; 1: flush to zero.					
23	Reserved	Writing has no effect, read as zero.	R				
22:21	Impl	Available to control implementation dependent features.	RW				
20:19	Reserved	Reserved for future use; reads as zero and must be written as zero.	R				
18	NX	Non-trapping floating point exception mode.	RW				
		In normal exception mode, the destination register is not					
		written and the floating point exceptions set the Cause					
		bits and trap.					
		In non-trapping exception mode, the operations which					
		would normally signal floating point exceptions do not					
		write the Cause bits and do not trap.					
		0:Normal exception mode;					
		1:Non-trapping exception mode;					
17:12	Cause	Cause bits. These bits indicate the exception conditions arise during the	RW				
		execution of FP arithmetic instructions. Setting 1 if corresponding					
		exception condition arises otherwise setting 0.					
11:7	Enables	Enable exception (in IEEE754, enable trap) bits.	RW				
		The exception shall occur when both enable bit and corresponding cause					
		bit are set during the execution of an arithmetic FPU instruction.					
6:2	Flags	Flag bits. When an arithmetic FP operation arises an exception condition	RW				
		but does not trigger exception due to corresponding Enable bit is set					
		value 0, then the corresponding bit in the Flag field is set value 1, while					
		the others remains unchanged. The value of Flag field can last until					
		software explicitly modifies it.					
1:0	RM	Round mode.	RW				
		0: round to nearest.					
		1: round toward zero.					
		2: round toward +∞.					
		3: round toward -∞.					

2.4 Exceptions

MXA instruction can generate the following exceptions:



Reserved Instruction, if bit Config3_{MSAP}(CP0 Register 16, Select 3, bit 28) is not set, or if the usable FPU operates in 32-bit mode, i.e. bit $Status_{CU1}$ (CP Register 12, Select 0, bit 29) is set and bit $Status_{FR}$ (CP Register 12, Select 0, bit 26) is not set. This exception uses the common exception vector with ExcCode field in Cause CP0 register set to 0x0a.

MXA Disabled, if bit Config5_{MSAEn}(CP0 Register 16, Select 5, bit 27) is not set or, when vector registers partitioning is enabled (i.e.MSAIR_{WRP} set), if any MXA vector register accessed by the instruction is either not available or needs to be saved/restored due to a software context switch. This exception uses the common exception vector with ExcCode field in Cause CP0 register set to 0x15.

Address Error, an aligned load or aligned store to an address that is not naturally aligned for the data item causes an Address Error exception, the ExcCode field of CP0 Cause will set to 0x4(load) or 0x5(store).

Table 2.3 MXA Exception Code Values

Masmania	Exc	Code	Description	
Mnemonic	Decimal	Hexadecimal	Description	
AdEL	4	0x04	Address error exception(load)	
AdES	AdES 5		Address error exception(store)	
RI	10	0x0a	Reserved Instruction exception	
MXADis 21		0x15	MXA Disabled exception	



3 Instruction Set

This chapter describes MXA Instruction. The MXA consists of integer, and floating-point instructions, all encoded in the MXA major opcode space.

Most MXA instructions operate vector element by vector element in a typical SIMD manner. Few instructions handle the operands as bit vectors because the elements don't make sense, e.g. for the bitwise logical operations.

For certain instructions, the source operand could be an immediate value or a specific vector element selected by an immediate index. The immediate or vector element is being used as a fixed operand across all destination vector elements.

The next sections list MXA instructions grouped by category and provide individual instruction descriptions arranged in alphabetical order. The constant WRLEN used in all instruction descriptions is set to 128, i.e. the vector register width in bits.

This chapter includes the following sections:

- Instruction Syntax and Encoding
- Instruction Set Summary by Gategory
- Alphabetical list of Instructions



3.1 Instruction Syntax and Encoding

3.1.1 Instruction Syntax

The MXA assembly language coding uses the following syntax elements:

- func : function/instruction name, e.g. ADDS_S or adds_s for signed saturated add
- *df*: destination data format, which could be a 2-bit(.2B), 4-bit(.4B), byte(.B), halfword(.H), word(.W), doubleword(.D), or the vector itself(.V)
- wd : destination vector registers, e.g. \$w0, ..., \$w31
- ws,wt,wr: source, and target vector registers, e.g. \$w0, ..., \$w31
- ws[n]: vector register element of index n, where n is a valid index value for elements of data format df
- m : immediate value valid as a bit index for the data format df

MXA instructions have two or three register, immediate, or element operands.

3.1.1.1 Vector Element Selection

MXA instructions of the form *func.df wd,ws[n]* select the nth element in the vector register ws based on the data format *df*. The valid element index values for various data formats and vector register sizes are shown in <u>Table 3.1</u>. The vector element is being used as a fixed operand across all destination vector elements.

Mnemonic	Element Index		
2-bit	n=0,,63		
4-bit	n=0,,31		
byte	n=0,,15		
halfword	n=0,,7		
word	n=0,,3		
doubleword	n=0,1		

Table 3.1 Valid Element Index Values

3.1.2 Instruction Encoding

3.1.2.1 Data Format and Index Encoding

Most of the MXA instructions operate on byte, halfword, word or doubleword data formats. Internally, the data format *df* is coded by a 2-bit field as shown in Table 3.2.

MXA instructions using a specific vector element code both data format and element index in a 6-bit field df/n as shown in <u>Table 3.3</u>. All invalid index values or data formats will generate a Reserved Instruction Exception. For example, a vector register has 16 byte elements while the byte data format can code up to 32 byte elements. Selecting any vector byte element other than 0, 1, ..., 15 generates a Reserved Instruction Exception.

The combinations marked Vector (".V") are used for coding certain instructions with data formats other



than byte, halfword, word, or doubleword.

If an instruction specifies a bit position, the data format and bit index *df/m* are coded as shown in <u>Table</u> 3.4.

Table 3.2 Two-bit Data Format Field Encoding

df	Bit 0	
Bit 1	0	1
0	Byte	Halfword
1	Word	Doubleword

Table 3.3 Data Format and Element Index Field Encoding

df/n	Bits 50								
	00nnnn	100nnn	1100nn	11100n					
	Byte	Halfword	Word	Doubleword					

Table 3.4 Data Format and Bit Index Field Encoding

df/m	Bits 60				
	0mmmmmm	10mmmmm	110mmmm	1110mmm	
	Doubleword	Word	Halfword	Byte	

3.1.2.2 Instruction Formats

COP2 Encoding of rs Field for all MXA instructions, see Appendix A.1.

Each allocated minor opcode is associated specific instruction formats as follows:

- 3RF (see <u>Appendix A.2</u>): 3-register floating-point or fixed-point operations coded in bits 25...22 with data format *df* coded in bit 21
- 2RF (see <u>Appendix A.3</u>): 2-register floating-point operations coded in bits 25...17 with data format *df* coded in bit 16
- 3R (see Appendix A.4): 3-register operations coded in bits 25...23 with data format *df* is coded in bits 22...21
- 2R (see Appendix A.5): 2-register operations coded in bits 25...18 with data format *df* is coded in bits 17...16
- ELM (see Appendix A.6): instructions with an immediate element index and data format df/n coded in bits 21...16, where the operation is coded in bits 25...22

3.2 Instruction Set Summary by Gategory

The MXA instruction set implements the following categories of instructions:

- MXA floating-point arithmetic (<u>Table 3.5</u>)
- MXA bitwise (Table 3.6)
- MXA floating-point conversions (<u>Table 3.7</u>)
- MXA Element Permute (Table 3.8)
- MXA load/store (<u>Table 3.9</u>)
- MXA Move (Table 3.10)
- MXA integer arithmetic(<u>Table 3.11</u>)



Table 3.5 MXA Floating-point Arithmetic Instructions

Mnemonic	Instruction
FCMUL_W	Floating-point Complex Multiplication

Table 3.6 MXA Bitwise Instructions

Mnemonic	Instruction
BMR.V	Vector Bit Move based on register
PCNT.V	Vector Population Count
BEXT.df	Vector Bit Extract
BEXP.df	Vector Bit Expand
BMU.V	Vector Bit Mask Update
SLL.V	Vector Shift Left
SLLI.V	Immediate Vector Shift Left
SRL.V	Vector Shift Right
SRLI.V	Immediate Vector Shift Right
MOVBT.B	Move byte extract by bit-mask
MOVBP.B	Move byte expand by bit-mask

Table 3.7 MXA Convert Instructions

Mnemonic	Instruction
FEXUPLC_W	Configurable Vector Floating-point Up-Convert Interchange Format Left
FEXUPRC_W	Configurable Vector Floating-point Up-Convert Interchange Format Right

Table 3.8 MXA Element Permute instructions

Mnemonic	Instruction
VSHFR.B	Vector Data Preserving Shuffle based on the register control vector
VSLDI.B	Immediate Vector Slide

Table 3.9 MXA Load/Store Instructions

Mnemonic	Instruction
LDINSS.df	Load element insert element from sparse memory
LDINSSU.df	Load element insert element and update base address



LDINSSU2.df	Load element insert element and update base address
LDINS.df	Load element insert element
LDINSU.df	Load element insert element and update base address
STEXT.df	Store extracted element
STEXTU.df	Store extracted element and update base address

Table 3.10 MXA Move Instructions

Mnemonic	Instruction
MOVE.W	Vector Move

Table 3.11 MXA Integer Arithmetic Instructions

Mnemonic	Instruction
ADDSL.df	Vector Add Left of signed Values
ADDSR.df	Vector Add Right of signed Values
ADDUL.df	Vector Add Left of unsigned Values
ADDUR.df	Vector Add Right of unsigned Values
ACCSL.df	Vector Accumulate Left of signed Values
ACCSR.df	Vector Accumulate Right of signed Values
ACCUL.df	Vector Accumulate Left of unsigned Values
ACCUR.df	Vector Accumulate Right of unsigned Values
SATSS.df	Fixed Signed Saturate
SATUS.df	Fixed Unsigned Saturate of Signed
SATUU.df	Fixed Unsigned Saturate of Unsigned
SUBSL.df	Vector Subtract Left of signed Values
SUBSR.df	Vector Subtract Right of signed Values
SUBUL.df	Vector Subtract Left of unsigned Values
SUBUR.df	Vector Subtract Right of unsigned Values
MULSL.df	Vector Multiply Left of signed Values
MULSR.df	Vector Multiply Right of signed Values
MULUL.df	Vector Multiply Left of unsigned Values
MULUR.df	Vector Multiply Right of unsigned Values



3.3 Alphabetical list of Instructions



ACCSL.df

Vector Accumulate Left of Signed Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	2RC2	funct1			funct0	-16
	010010	11010	00111	WS	wd	0000	df

Format: ACCSL.df

ACCSL.H wd, ws ACCSL.W wd, ws

Description: $wd[i] \leftarrow signed(left_half(ws)[i]) + (wd)[i]$

The elements in vector wd are added to the left half signed integer elements in vector ws.

The operands and results are values in integer data format df.

Operation:

ACCSL.H

for i in 0... WRLEN/16-1

 $a \leftarrow WR[ws]_{8i+7+WRLEN/2...8i+WRLEN/2}$

$$WR[wd]_{16i+15...16i} \leftarrow (a_7)^8 ||a + WR[wd]_{16i+15...16i}$$

endfor

ACCSL.W

for i in 0... WRLEN/32-1

 $a \leftarrow \text{WR[ws]}_{\text{16i+15+WRLEN/2...16i+WRLEN/2}}$

$$WR[wd]_{32i+31...32i} \leftarrow (a_{15})^{16} ||a + WR[wd]_{32i+31...32i}$$

endfor

Exceptions:



ACCSR.df

Vector Accumulate Right of Signed Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	2RC2	funct1	ws	wd	funct0	df
	010010	11010	01000	WS	Wa	0000	u.

Format: ACCSR.df

ACCSR.H wd, ws ACCSR.W wd, ws

Description: $wd[i] \leftarrow signed(right_half(ws)[i]) + wd[i]$

The elements in vector wd are added to the right half signed integer elements in vector ws.

The operands and results are values in integer data format df.

Operation:

ACCSR.H

for i in 0... WRLEN/16-1 $a \leftarrow WR[ws]_{8i+7...8i}$ $WR[wd]_{16i+15...16i} \leftarrow (a_7)^8 || a + WR[wd]_{16i+15...16i}$ endfor ACCSR.W for i in 0... WRLEN/32-1 $a \leftarrow WR[ws]_{16i+15...16i}$ $WR[wd]_{32i+31...32i} \leftarrow (a_{15})^{16} || a + WR[wd]_{32i+31...32i}$

endfor

Exceptions:



ACCUL.df

Vector Accumulate Left of Unsigned Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	2RC2	funct1		d	funct0	df
	010010	11010	00101	WS	wd	0000	ai

Format: ACCUL.df

ACCUL.H wd, ws ACCUL.W wd, ws

Description: $wd[i] \leftarrow unsigned(left_half(ws)[i]) + wd[i]$

The elements in vector wd are added to the left half unsigned integer elements in vector ws.

The operands and results are values in integer data format df.

Operation:

ACCUL.H

for i in 0... WRLEN/16-1

 $a \leftarrow WR[ws]_{8i+7+WRLEN/2...8i+WRLEN/2}$

 $WR[wd]_{16i+15...16i} \leftarrow 0^8 ||a + WR[wd]_{16i+15...16i}$

endfor

ACCUL.W

for i in 0... WRLEN/32-1

 $a \leftarrow \text{WR[ws]}_{\text{16i+15+WRLEN/2...16i+WRLEN/2}}$

 $WR[wd]_{32i+31...32i} \leftarrow 0^{16} ||a + WR[wd]_{32i+31...32i}$

endfor

Exceptions:



ACCUR.df

Vector Accumulate Right of Unsigned Values

31	26 25	21 20	16 15	11 1	10 6	5 2	1 0
COP2	3RC2	fur	nct1		und	funct0	df
010010	11010	00	110	WS	wd	0000	ai

Format: ACCUR.df

ACCUR.H wd, ws ACCUR.W wd, ws

Description: $wd[i] \leftarrow unsigned(right_half(ws)[i]) + wd[i]$

The elements in vector wd are added to the right half unsigned integer elements in vector ws.

The operands and results are values in integer data format df.

Operation:

ACCUR.H

for i in 0... WRLEN/16-1 $a \leftarrow WR[ws]_{8i+7...8i} \\ WR[wd]_{16i+15...16i} \leftarrow 0^8 || a + WR[wd]_{16i+15...16i} \\ endfor \\ ACCUR.W$

for i in 0... WRLEN/32-1 $a \leftarrow \text{WR[ws]}_{16i+15...16i}$

 $WR[wd]_{32i+31...32i} \leftarrow 0^{16} ||a + WR[wd]_{32i+31...32i}$

endfor

Exceptions:



ADDSL.df

Vector Add Left of Signed Values

31	26	25 21	20 16	15 1	1 10 6	5 2	1 0
(COP2	3RC2				funct	-16
0	10010	10001	wt	WS	wd	0000	df

Format: ADDSL.df

ADDSL.H wd, ws, wt ADDSL.W wd, ws, wt

Description: $wd[i] \leftarrow signed(left_half(ws)[i]) + signed(left_half(wt)[i])$

The left half signed integer elements in vector wt are added to the left half signed integer elements in vector ws.

The operands and results are values in integer data format df.

Operation:

ADDSL.H

for i in 0... WRLEN/16-1

 $a \leftarrow \mathsf{WR}[\mathsf{ws}]_{8\mathsf{i}+7+\mathsf{WRLEN}/2\dots8\mathsf{i}+\mathsf{WRLEN}/2}$

 $b \leftarrow WR[wt]_{8i+7+WRLEN/2...8i+WRLEN/2}$

WR[wd]_{16i+15...16i}
$$\leftarrow$$
 $(a_7)^8 ||a + (b_7)^8||b$

endfor

ADDSL.W

for i in 0... WRLEN/32-1

 $a \leftarrow WR[ws]_{16i+15+WRLEN/2...16i+WRLEN/2}$

 $b \leftarrow WR[wt]_{16i+15+WRLEN/2...16i+WRLEN/2}$

$$WR[wd]_{32i+31...32i} \leftarrow (a_{15})^{16}||a + (b_{15})^{16}||b|$$

endfor

Exceptions:



ADDSR.df

Vector Add Right of Signed Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2			d	funct	df
	010010	10001	wt	WS	wd	0001	ai

Format: ADDSR.df

ADDSR.H wd, ws, wt ADDSR.W wd, ws, wt

Description: $wd[i] \leftarrow signed(right_half(ws)[i]) + signed(right_half(wt)[i])$

The right half signed integer elements in vector wt are added to the left half signed integer elements in vector ws.

The operands and results are values in integer data format df.

Operation:

ADDSR.H

for i in 0... WRLEN/16-1 $a \leftarrow WR[ws]_{8i+7...8i}$ $b \leftarrow WR[wt]_{8i+7...8i}$ $WR[wd]_{16i+15...16i} \leftarrow (a_7)^8 ||a + (b_7)^8||b$ endfor ADDSR.W for i in 0... WRLEN/32-1 $a \leftarrow WR[ws]_{16i+15...16i}$ $b \leftarrow WR[wt]_{16i+15...16i}$ $WR[wd]_{32i+31...32i} \leftarrow (a_{15})^{16} ||a + (b_{15})^{16}||b$

endfor

Exceptions:



ADDUL.df

Vector Add Left of Unsigned Values

3	1 26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2			1	funct	,
	010010	10001	wt	WS	wd	0010	df

Format: ADDUL.df

ADDUL.H wd, ws, wt ADDUL.W wd, ws, wt

Description: $wd[i] \leftarrow unsigned(left_half(ws)[i]) + unsigned(left_half(wt)[i])$

The left half unsigned integer elements in vector wt are added to the left half unsigned integer elements in vector ws.

The operands and results are values in integer data format df.

Operation:

ADDUL.H

for i in 0... WRLEN/16-1

 $a \leftarrow WR[ws]_{8i+7+WRLEN/2...8i+WRLEN/2}$

 $b \leftarrow WR[wt]_{8i+7+WRLEN/2...8i+WRLEN/2}$

$$WR[wd]_{16i+15...16i} \leftarrow 0^8 ||a + 0^8||b|$$

endfor

ADDUL.W

for i in 0... WRLEN/32-1

 $a \leftarrow WR[ws]_{16i+15+WRLEN/2...16i+WRLEN/2}$

 $b \leftarrow WR[wt]_{16i+15+WRLEN/2...16i+WRLEN/2}$

$$WR[wd]_{32i+31...32i} \leftarrow 0^{16}||a + 0^{16}||b|$$

endfor

Exceptions:



ADDUR.df

Vector Add Right of Unsigned Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2	4		d	funct	df
	010010	10001	wt	WS	wd	0011	ai

Format: ADDUR.df

ADDUR.H wd, ws, wt ADDUR.W wd, ws, wt

Description: $wd[i] \leftarrow unsigned(right_half(ws)[i]) + unsigned(right_half(wt)[i])$

The right half unsigned integer elements in vector wt are added to the right half unsigned integer elements in vector ws.

The operands and results are values in integer data format df.

Operation:

ADDUR.H

for i in 0... WRLEN/16-1 $a \leftarrow WR[ws]_{8i+7...8i}$ $b \leftarrow WR[wt]_{8i+7...8i}$ $WR[wd]_{16i+15...16i} \leftarrow 0^8 || a + 0^8 || b$ endfor ADDUR.W for i in 0... WRLEN/32-1 $a \leftarrow WR[ws]_{16i+15...16i}$ $b \leftarrow WR[wt]_{16i+15...16i}$ $WR[wd]_{32i+31...32i} \leftarrow 0^{16} || a + 0^{16} || b$ endfor

Exceptions:



BEXP.df

Vector Bit Expand

31	26 25	21 20	16 15	11	10 6	5 2	1 0
COP2	2RC	2 fur	nct1	<i>S</i>	wd	funct0	
010010	1101	000<	10 11>			0000	

Format: BEXP.df

BEXP.2B wd, ws
BEXP.4B wd, ws
BEXP.B wd, ws
BEXP.H wd, ws
BEXP.W wd, ws

Description: wd ← bit_expand(ws)

The least significant bit of vector ws is expanded into all bits of vector wd elements. The destination element position is given by the bit position of vector ws.

The operands and results are values in integer data format df

Operation:

```
BEXP.2B
```

 $WR[wd] \leftarrow bit_expand(WR[ws],2)$

BEXP.4B

 $WR[wd] \leftarrow bit_expand(WR[ws],4)$

BEXP.B

 $WR[wd] \leftarrow bit_expand(WR[ws],8)$

BEXP.H

 $WR[wd] \leftarrow bit_expand(WR[ws],16)$

BEXP.W

WR[wd] ← bit_expand(WR[ws],32)

function bit_expand(a,df)

for i in WRLN/df-1..0

 $z_{df^*i+(df\text{-}1)..df^*i} \leftarrow \left(a_i\right)^{df}$

endfor

return z

endfunction

Exceptions:



BEXT.df

Vector Bit Extract

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	2RC2	funct1	we	wd	funct0	df
	010010	11010	00001	WS	wu	0000	ui

Format: BEXT.df

BEXT.B wd, ws BEXT.H wd, ws BEXT.W wd, ws

Description: wd ← bit_extract(ws)

The most significant bit of vector ws elements is extracted into vector wd. The destination bit position is given by the element position. The other destination bits are set to 0.

The operands and results are values in integer data format df

Operation:

```
\begin{split} \text{BEXT.B} & \text{WR[wd]} \leftarrow \text{bit\_extract(WR[ws],8)} \\ \text{BEXT.H} & \text{WR[wd]} \leftarrow \text{bit\_extract(WR[ws],16)} \\ \text{BEXT.W} & \text{WR[wd]} \leftarrow \text{bit\_extract(WR[ws],32)} \\ \text{function bit\_extract(a,df)} & z \leftarrow 0 \\ & \text{for i in WRLN/df-1..0} \\ & z_i \leftarrow a_{df^*i+(df-1)} \\ & \text{endfor} \\ & \text{return z} \end{split}
```

endfunction **Exceptions:**



BMR.V

Vector Bit Move based on register

31	26	25 21	20 16	15 11	10 6	5 1	0
	COP2	4R					
	010010	11101	wt	WS	wd	wr	1

Format: BMR.V

BMR.V wd, ws, wt, wr

Description: wd ← (ws AND wr) OR (wt AND NOT wr)

Copy to destination vector wd all bits from source vector wt for which the corresponding bits from target vector wr are 0 or from source vector ws for which the corresponding target vector wr are 1. The operands and results are bit vector values.

Operation:

BMR.V

 $WR[wd] \leftarrow (WR[ws] \text{ and } WR[wr]) \text{ or } (WR[wt] \text{ and not } WR[wr])$

Exceptions:



BMU.V

Vector Bit Mask Update

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2			1	funct	df
	010010	10010	wt	WS	wd	0000	01

Format: BMU.V

BMU.V wd, ws, wt

Description: wd ← bit_mask_upate(ws, wd, wt)

Update the vector wd low 0~wt[3:0] bits. Copy the vector ws to the corresponding position of the vector wd from low to high if corresponding bit is 1 of the vector wd, set else to zero.

The operands and results are bit vector values.

Operation:

BMU.V

```
\begin{split} WR[wd] \leftarrow bit\_mask\_update(WR[ws],WR[wd],WR[wt]) \\ function bit\_mask\_update(a,b,c) \\ z \leftarrow b \\ j \leftarrow 0 \\ for \ i \ in \ 0...c_{3...0} \\ if \ b_i = 1 \ then \\ z_i \leftarrow a_j \\ j \leftarrow j + 1 \\ end if \\ end for \\ return \ z \\ end function \end{split}
```

Exceptions:



FCMUL.df

Floating-point Complex Multiplication

31	26	25 21	20	16 15	11 10	6	5	1	0
CO	P2	3RFC2					funct		-16
0100	10	10000	wt	WS	· ·	wd	00011		df

Format: FCMUL.df

FCMUL.W wd, ws, wt

Description: wd[i] ← complex_mul(ws[i], wt[i])

The elements in vector wt are complex multiplied to the elements in vector ws.

The normal operand is as the same as IEEE Standard for Floating-point Arithmetic 754-2008. The subnormal operand and result are saturated into plus/minus zero. The NaN or Inf result is saturated into plus/minus maximum normal number.

The operands are not affected by the bit FS or NX in MSA Control and Status Register MSACSR.

The operands and results are values in floating-point data format df.

Operation:

```
FCMUL.W
for i in 0 ... WRLEN/64 -1
     WR[wd]_{64i+63...64i} \leftarrow complex\_mul(WR[ws]_{64i+63...64i}, WR[wt]_{64i+63...64i})
endfor
function operand update(a)
     if isinf(a) or isnan(a) then
          z[31] \leftarrow copysign(a)
          z[30:0] \leftarrow 1^7 || 0 || 1^{23}
     endif
     if isdenormal (a) then
          z[31] \leftarrow copysign(a)
          z[30:0] \leftarrow 0^{31}
     else
          z ← a
     endif
     return z
endfunction
function operand_saturate(a)
  if isdenormal (a) then
          z[31] \leftarrow copysign(a)
          z[30:0] \leftarrow 0^{31}
     else
          z ← a
     endif
     return z
endfunction
```

function complex_mul(a,b)



```
areal ← operand_saturate( a[31:00] )

aimag ← operand_saturate( a[63:32] )

breal ← operand_saturate( b[31:00] )

bimag ← operand_saturate( b[63:32] )

z[31:0] ← operand_update(areal * breal - aimag * bimag)

z[63:32] ← operand_update(areal * bimag + aimag * breal)

return z
```

endfucntion

Exceptions:



FEXUPLC.df

Configurable Vector Floating-Point Up-Convert Interchange Format Left

31	26	25 21	20 16	15 11	10 6	5	1 0)
	COP2	3RFC2	wt	ws	wd	funct		df
	010010	10000				00000		

Format: FEXUPLC.df

FEXUPLC.W wd, ws,wt

Description: wd[i] ← up_convert_xhs(left_half(ws)[i], left_half(wt)[i].ebits, left_half(wt)[i].bias)

The left half floating-point elements in vector ws are up-converted to a larger interchange format. The result is written to vector wd.

The format up-covert operation is defined by XBurst and is different with IEEE standard for Floating-point Arithmetic 754-2008.

The ws format is 16-bit XHS. The wt format is XBurst 16-bit control value. The wd format is IEEE standard 32-bit floating-point data.

Operation:

```
\begin{split} \text{FEXUPLC.W} & \text{for i in 0 ... WRLEN/32-1} \\ & \text{bias} \leftarrow \text{WR[wt]}_{16i+10+\text{WRLEN/2...16i+4+WRLEN/2}} \\ & \text{ebits} \leftarrow \text{WR[wt]}_{16i+3+\text{WRLEN/2...16i+WRLEN/2}} \\ & \text{f} \leftarrow \text{up\_covert\_xhs(WR[ws]}_{16i+15+\text{WRLEN/2...16i+WRLEN/2}}, \text{ bias, ebits)} \\ & \text{WR[wd]}_{32i+31...32i} \leftarrow \text{f} \\ & \text{endfor} \\ & \text{function up\_covert\_xhs(a, ebits, bias)} \\ & \text{/*Implementation XHS format up-conversion */} \\ & \text{endfunction} \end{split}
```

Exceptions:



FEXUPRC.df

Configurable Vector Floating-Point Up-Convert Interchange Format Right

31	26	25 21	20 16	15 11	10 6	5	1	0
	COP2	3RFC2	wt	ws	wd	funct		df
	010010	10000				00100		<u>.</u>

Format: FEXUPRC.df

FEXUPRC.W wd, ws, wt

Description: $wd[i] \leftarrow up_convert_xhs(right_half(ws)[i], right_half(wt)[i].ebits, right_half(wt)[i]bias)$

The right half floating-point elements in vector ws are up-converted to a larger interchange format. The result is written to vector wd.

The format up-covert operation is defined by XBurst and is different with IEEE standard for Floating-point Arithmetic 754-2008.

The ws format is 16-bit XHS. The wt format is XBurst 16-bit control value. The wd format is IEEE standard 32-bit floating-point data.

Operation:

```
\begin{split} \text{FEXUPRC.W} & \text{for i in 0... WRLEN/32-1} \\ & \text{bias} \leftarrow \text{WR[wt]}_{16i+10...16i+4} \\ & \text{ebits} \leftarrow \text{WR[wt]}_{16i+3...16i} \\ & \text{f} \leftarrow \text{up\_covert\_xhs(WR[ws]}_{16i+15...16i}, \text{ebits, bias)} \\ & \text{WR[wd]}_{32i+31...32i} \leftarrow \text{f} \\ & \text{endfor} \\ & \text{function up\_covert\_xhs(a, ebits, bias)} \\ & \text{/*Implementation XHS format up-conversion */} \\ & \text{endfunction} \end{split}
```

Exceptions:



LDINS.df

Load element insert element

31	28	25 21	20 16	15 11	10 6	5 0
	COP2	ELMC2		index		46/10
	010010	10101	base	index	wd	df/n

Format: LDINS.df

LDINS.W wd[n],index(base)
LDINS.D wd[n],index(base)

Description: $wd[n] \leftarrow memory(GPR[base]+GPR[index])$

The contents of the vector at the memory location specified by the aligned effective address are fetched and placed into the vector wd[n]. The contents of GPR *index* and GPR *base* are added to form the effective address.

Operation:

```
\begin{split} \text{LDINS.W} \\ & \text{vAddr} \leftarrow \text{GPR[base]+GPR[index]} \\ & \text{if vAddr}_{1...0} \neq 0^2 \\ & \text{SignalException(AddressError)} \\ & \text{endif} \\ & (\text{pAdd,CCA}) \leftarrow \text{AddressTranslation(vAddr, DATA, LOAD)} \\ & \text{memword} \leftarrow \text{LoadMemory(CCA, WORD, pAddr, vAddr, DATA)} \\ & \text{WR[wd]}_{32n+31...32n} \leftarrow \text{memword} \\ \\ & \text{LDINS.D} \\ & \text{vAddr} \leftarrow \text{GPR[base]+GPR[index]} \\ & \text{if vAddr}_{2...0} \neq 0^3 \\ & \text{SignalException(AddressError)} \\ & \text{endif} \\ \end{split}
```

(pAdd,CCA) ← AddressTranslation(vAddr, DATA, LOAD)

 $WR[wd]_{64n+63...64n} \leftarrow memdword$

memdword ← LoadMemory(CCA, DWORD, pAddr, vAddr, DATA)

Exceptions:



LDINSS.df

Load element insert element from sparse memory

31	26	25 21	20 16	15 11	10 6	5 0
	COP2	ELMC2		to do		-16/
	010010	10101	base	index	wd	df/n

Format: LDINSS.df

LDINSS.W wd[n],index(base)

Description: wd[n] \leftarrow memory(GPR[base]+ unsigned((GPR[index]_{8n+7...8n}+1) || 0²))

The contents of the vector at the memory location specified by the aligned effective address are fetched and placed into the vector wd[n]. The contents of unsigned GPR *index* specify modulo the size of the element in bits and GPR *base* are added to form the effective address.

Operation:

LDINSS.W

```
\begin{split} \text{vAddr} \leftarrow \text{GPR[base]} + \text{unsigned}((\text{GPR[index]}_{8n+7\dots8n}+1) \parallel 0^2) \\ \text{if } \text{vAddr}_{1\dots0} \neq 0^2 \\ \text{SignalException}(\text{AddressError}) \\ \text{endif} \\ \text{(pAdd,CCA)} \leftarrow \text{AddressTranslation}(\text{vAddr, DATA, LOAD}) \\ \text{memword} \leftarrow \text{LoadMemory}(\text{CCA, WORD, pAddr, vAddr, DATA}) \\ \text{WR[wd]}_{32n+31\dots32n} \leftarrow \text{memword} \end{split}
```

Exceptions:



LDINSSU.df

Load element insert element and update base address

31	26	25 2	1 20	16	15	11	10	6	5	0
COP2	!	ELMC2		haaa	indov				alf/m	
01001	0	10110		base	index		wd		df/n	

Format: LDINSSU.df

LDINSSU.W wd[n],index(base)

Description: wd[n] \leftarrow memory(GPR[base] + unsigned((GPR[index]_{8n+7...8n}+1) || 0²))

GPR[base] \leftarrow GPR[base] + unsigned((GPR[index]_{8n+7...8n}+1) || 0²)

The contents of the vector at the memory location specified by the aligned effective address are fetched and placed into the vector wd[n], and update base address. The contents of unsigned GPR *index* specify modulo the size of the element in bits and GPR *base* are added to form the effective address.

Operation:

LDINSSU.W

```
\begin{split} \text{vAddr} \leftarrow \text{GPR[base]} + \text{unsigned(GPR[index]}_{8n+7\dots8n} + 1 \parallel 0^2) \\ \text{if } \text{vAddr}_{1\dots0} \neq 0^2 \\ \text{SignalException(AddressError)} \\ \text{endif} \\ \text{(pAdd,CCA)} \leftarrow \text{AddressTranslation(vAddr, DATA, LOAD)} \\ \text{memword} \leftarrow \text{LoadMemory(CCA, WORD, pAddr, vAddr, DATA)} \\ \text{WR[wd]}_{32n+31\dots32n} \leftarrow \text{memword} \\ \text{GPR[base]} \leftarrow \text{vAddr} \end{split}
```

Exceptions:



LDINSSU2.df

Load element insert element and update base address

•	31 20	5 25 21	20 16	15 11	10 6	5 0
	COP2	ELMC2		indo		46/10
	010010	10111	base	index	wd	df/n

Format: LDINSSU2.df

LDINSSU2.W wd[n],index(base)

Description: $wd[n] \leftarrow memory(GPR[base] + unsigned((GPR[index]_{4n+3...4n}+1) || 0^2))$

GPR[base] \leftarrow GPR[base] + unsigned((GPR[index]_{4n+3...4n}+1) || 0²)

The contents of the vector at the memory location specified by the aligned effective address are fetched and placed into the vector wd[n], and update base address. The contents of unsigned GPR *index* specify modulo the size of the element in bits and GPR *base* are added to form the effective address.

Operation:

LDINSSU2.W

```
 \begin{array}{l} v A d d r \leftarrow GPR[base] + unsigned(GPR[index]_{4n+3...4n}+1 \mid\mid 0^2) \\ if v A d d r_{1...0} \neq 0^2 \\ Signal Exception(Address Error) \\ end if \\ (p A d d, CCA) \leftarrow A d d ress Translation(v A d d r, D A T A, LOAD) \\ memword \leftarrow Load Memory(CCA, WORD, p A d d r, v A d d r, D A T A) \\ WR[wd]_{32(n MOD 4)+31...32(n MOD 4)} \leftarrow memword \\ GPR[base] \leftarrow v A d d r \\ \end{array}
```

Exceptions:



LDINSU.df

Load element insert element and update base address

31	26	25 21	20 16	15 11	10 6	5 0
C	OP2	ELMC2		index		46/10
01	0010	10111	base	index	wd	df/n

Format: LDINSU.df

LDINSU.W wd[n], index(base)
LDINSU.D wd[n], index(base)

 $\textbf{Description:} \ \, wd[n] \leftarrow memory(GPR[base] + \ GPR[index])$

 $GPR[base] \leftarrow GPR[base] + GPR[index]$

The contents of the vector at the memory location specified by the aligned effective address are fetched and placed into the vector wd[n] and update base address. The contents of GPR *index* and GPR *base* are added to form the effective address.

Operation:

```
LDINSU.W
    vAddr ← GPR[base] + GPR[index]
    if vAddr_{1...0} \neq 0^2
        SignalException(AddressError)
    endif
     (pAdd,CCA) ← AddressTranslation(vAddr, DATA, LOAD)
    memword ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
    WR[wd]_{32n+31...32n} \leftarrow memword
    GPR[base] \leftarrow vAddr
LDINSU.D
    vAddr ← GPR[base] + GPR[index]
    if vAddr_{2...0} \neq 0^3
        SignalException(AddressError)
    endif
     (pAdd,CCA) ← AddressTranslation(vAddr, DATA, LOAD)
    memdword ← LoadMemory(CCA, DWORD, pAddr, vAddr, DATA)
    WR[wd]_{64n+63...64n} \leftarrow memdword
    GPR[base] ← vAddr
```

Exceptions:

Reserved Instruction Exception, MXA Disabled Exception, Address Error Exception.



MOVBP.B

Move byte expand by bit-mask

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2				funct	df
	010010	10010	wt	WS	wd	1001	00

Format: MOVBP.B

MOVBP.B wd, ws, wt

Description: wd ←move_expand(ws,wt)

Move byte expand by bit-mask. Move a byte of vector ws to the corresponding position of the vector wd from low to high if the low bit of vector wt is 1. Set else to zero.

The operands and results are in integer data format byte.

Operation:

MOVBP.B

```
\begin{split} WR[wd] &\leftarrow move\_expand(WR[ws], \, WR[wt], \, 8) \\ function \, move\_expand(a,b,df) \\ z &\leftarrow 0 \\ j &\leftarrow 0 \\ for \, i \, in \, 0...WRLN/df-1 \\ &\quad \text{if } b_i = 1 \, \text{then} \\ &\quad z_{df^*i+(df-1)...df^*i} \leftarrow \, a_{df^*j+(df-1)...df_j} \\ &\quad j &\leftarrow j+1 \\ &\quad \text{endif} \\ &\quad \text{endfor} \end{split}
```

Exceptions:



MOVBT.B

Move byte extract by bit-mask

31	26	25 21	20 16	15 1	1 10 6	5 2	1 0
	COP2	3RC2				funct	df
	010010	10010	wt	WS	wd	1000	00

Format: MOVBT.B

MOVBT.B wd, ws, wt

Description: wd ←move_extract(ws,wt)

Move byte extract by bit-mask. Move the corresponding position of byte in vector ws to the position of the vector wd from low to high if the low bit of vector wt is 1. Set else to zero.

The operands and results are in integer data format byte..

Operation:

MOVBT.B

```
\begin{split} WR[wd] &\leftarrow move\_extract(WR[ws], WR[wt], 8) \\ function move\_extract(a,b,df) \\ z &\leftarrow 0 \\ j &\leftarrow 0 \\ for i in 0...WRLN/df-1 \\ if b_i = 1 then \\ & z_{df^*j+(df-1)...df^*j} \leftarrow a_{df^*i+(df-1)...df^*i} \\ j &\leftarrow j+1 \\ endif \\ endfor \\ endfunction \end{split}
```

Exceptions:



MOVE.W

Vector Move

31 26	25 21	20 16	15 11	10 6	5 0
COP2	ELM2RC2	funct			a16 francis
010010	10100	00000	WS	wd	df/mn

Format: MOVE.W

MOVE.W wd[m], ws[n]

Description: $wd[m] \leftarrow ws[n]$

Vector Move. Move the *n*th elements of vector ws to the *m*th elements of vector wd.

The operands and results are in integer data format word.

Operation:

MOVE.W

 $\mathsf{WR}[\mathsf{wd}]_{32\mathsf{m}+31\dots32\mathsf{m}} \leftarrow \mathsf{WR}[\mathsf{ws}]_{32\mathsf{n}+31\dots32\mathsf{n}}$

Exceptions:



MULSL.df

Vector Multiply Left of Signed Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2	ver4	we	wd	funct	df
	010010	10001	wt	WS	wa	1100	ui

Format: MULSL.df

MULSL.H wd, ws, wt MULSL.W wd, ws, wt

Description: $wd[i] \leftarrow signed(left_half(ws)[i]) * signed(left_half(wt)[i])$

The signed integer elements in left half vector wt are multiplied by signed integer elements in left half vector ws. The result is written to vector wd.

The operands and results are values in integer data format df

Operation:

```
\begin{split} \text{MULSL.H} & \text{for i in 0... WRLEN/16-1} \\ & a \leftarrow \text{WR[ws]}_{8i+7+\text{WRLEN/2}...8i+\text{WRLEN/2}} \\ & b \leftarrow \text{WR[wt]}_{8i+7+\text{WRLEN/2}...8i+\text{WRLEN/2}} \\ & \text{WR[wd]}_{16i+15...16i} \leftarrow (a_7)^8 || a * (b_7)^8 || b \\ & \text{endfor} \\ \\ \text{MULSL.W} & \text{for i in 0... WRLEN/32-1} \\ & a \leftarrow \text{WR[ws]}_{16i+15+\text{WRLEN/2}...16i+\text{WRLEN/2}} \\ & b \leftarrow \text{WR[wt]}_{16i+15+\text{WRLEN/2}...16i+\text{WRLEN/2}} \\ & \text{WR[wd]}_{32i+31...32i} \leftarrow (a_{15})^{16} || a * (b_{15})^{16} || b \\ & \text{endfor} \\ \end{split}
```

Exceptions:



MULSR.df

Vector Multiply Right of Signed Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2	1004		d	funct	ale.
	010010	10001	wt	WS	wd	1101	df

Format: MULSR.df

MULSR.H wd, ws, wt MULSR.W wd, ws, wt

Description: wd[i] ← signed(right_half(ws)[i]) * signed(right_half(wt)[i])

The signed integer elements in right half vector wt are multiplied by signed integer elements in right half vector ws. The result is written to vector wd.

The operands and results are values in integer data format df.

Operation:

```
MULSR.H
```

```
\begin{split} &\text{for i in 0... WRLEN/16-1} \\ &a \leftarrow \text{WR[ws]}_{8i+7...8i} \\ &b \leftarrow \text{WR[wt]}_{8i+7...8i} \\ &\text{WR[wd]}_{16i+15...16i} \leftarrow (a_7)^8 ||a*(b_7)^8||b \\ &\text{endfor} \\ &\text{MULSR.W} \\ &\text{for i in 0... WRLEN/32-1} \\ &a \leftarrow \text{WR[ws]}_{16i+15...16i} \\ &b \leftarrow \text{WR[wt]}_{16i+15...16i} \\ &\text{WR[wd]}_{32i+31...32i} \leftarrow (a_{15})^{16} ||a*(b_{15})^{16}||b \\ &\text{endfor} \end{split}
```

Exceptions:



MULUL.df

Vector Multiply Left of Unsigned Values

31	26	25 21	20 16	15 1	1 10 6	5 2	1 0
	COP2	3RC2				funct	-16
	010010	10001	wt	WS	wd	1110	df

Format: MULUL.df

MULUL.H wd, ws, wt MULUL.W wd, ws, wt

Description: wd[i] ← unsigned(left_half(ws)[i]) * unsigned(left_half(wt)[i])

The unsigned integer elements in left half vector wt are multiplied by unsigned integer elements in left half vector ws. The result is written to vector wd.

The operands and results are values in integer data format df

Operation:

```
\begin{split} \text{MULUL.H} & \text{for i in 0... WRLEN/16-1} \\ & a \leftarrow \text{WR[ws]}_{8i+7+\text{WRLEN/2...8i+WRLEN/2}} \\ & b \leftarrow \text{WR[wt]}_{8i+7+\text{WRLEN/2...8i+WRLEN/2}} \\ & \text{WR[wd]}_{16i+15...16i} \leftarrow 0^8 || a * 0^8 || b \\ & \text{endfor} \\ \\ \text{MULUL.W} & \text{for i in 0... WRLEN/32-1} \\ & a \leftarrow \text{WR[ws]}_{16i+15+\text{WRLEN/2...16i+WRLEN/2}} \\ & b \leftarrow \text{WR[wt]}_{16i+15+\text{WRLEN/2...16i+WRLEN/2}} \\ & \text{WR[wd]}_{32i+31...32i} \leftarrow 0^{16} || a * 0^{16} || b \\ & \text{endfor} \\ \end{split}
```

Exceptions:



MULUR.df

Vector Multiply Right of Unsigned Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2	1004		d	funct	46
	010010	10001	wt	WS	wd	1111	df

Format: MULUR.df

MULUR.H wd, ws, wt MULUR.W wd, ws, wt

Description: wd[i] ← unsigned(right_half(ws)[i]) * unsigned(right_half(wt)[i])

The unsigned integer elements in right half vector wt are multiplied by unsigned integer elements in right half vector ws. The result is written to vector wd.

The operands and results are values in integer data format df.

Operation:

```
MULUR.H
```

```
\begin{split} &\text{for i in 0... WRLEN/16-1} \\ &a \leftarrow \text{WR[ws]}_{8i^*7...8i} \\ &b \leftarrow \text{WR[wt]}_{8i^*7...8i} \\ &\text{WR[wd]}_{16i^*15...16i} \leftarrow 0^8 ||a*0^8||b \\ &\text{endfor} \\ &\text{MULUR.W} \\ &\text{for i in 0... WRLEN/32-1} \\ &a \leftarrow \text{WR[ws]}_{16i^*15...16i} \\ &b \leftarrow \text{WR[wt]}_{16i^*15...16i} \\ &\text{WR[wd]}_{32i^*31...32i} \leftarrow 0^{16} ||a*0^{16}||b \\ &\text{endfor} \end{split}
```

Exceptions:



PCNT.V

Vector Population Count

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	2RC2	funct1			funct0	df
	010010	11010	00000	WS	wd	0000	00

Format: PCNT.V

PCNT.V wd, ws

Description: wd ← population_count(ws)

The number of bits set to 1 for vector ws is stored to the byte element 0 in the vector wd, and the other destination byte elements are set to 0.

The operands and results are values in integer data format df.

Operation:

```
PCNT.V
```

```
\begin{split} WR[wd]_{7...0} \leftarrow population\_count(WR[ws]) \\ for i in 1 ... WRLEN/8-1 \\ WR[wd]_{8i+7...8i} \leftarrow 0 \\ function population\_count(a) \\ z \leftarrow 0 \\ for i in WRLEN-1..0 \\ if a_i = 1 then \\ z \leftarrow z + 1 \\ endif \\ endfor \\ return z \\ endfunction \end{split}
```

Exceptions:



SATSS.df

Fixed Signed Saturate of Signed Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2	4		d	funct	df
	010010	10010	wt	WS	wd	0010	aı

Format: SATSS.df

SATSS.B wd, ws, wt SATSS.H wd, ws, wt

Description: wd ← saturate_signed_s(signed(ws),signed(wt),df)

Signed elements in vector ws and wt are saturated to singed values of *df* bits without changing the data width. The result is written to vector wd.

The operands and results are values in integer data format df.

Operation:

```
SATSS.B
```

```
v \leftarrow WR[ws] || WR[wt]
       for i in 0...WRLN*2/16-1
             WR[wd]<sub>8*i+7...8*i</sub> \leftarrow saturate_signed_s(v<sub>16*i+15...16*i</sub>, 8)
       endfor
SATSS.H
       v \leftarrow WR[ws] || WR[wt]
       for i in 0...WRLN*2/32-1
              WR[wd]_{16^*i+15...16^*i} \leftarrow saturate\_signed\_s(v_{32^*i+31...32^*i}, 16)
       endfor
function saturate_signed_s(a,df)
       if a_{2*df-1} = 0 and a_{2*df-2..df-1} \neq 0^{df} then
             t \leftarrow 0 \parallel 1^{df-1}
       else if tt_{2*df-1} = 1 and tt_{2*df-2..df-1} \neq 1^{df} then
             t \leftarrow 1 \parallel 0^{df\text{-}1}
       else
             t \leftarrow a_{\text{df-1} \dots \, 0}
       endif
       endif
       return t
endfunction
```

Exceptions:



SATUS.df

Fixed Unsigned Saturate of Signed Value

31	26	25 21	l 20 16	15	11 10	6	5 2	1 0
C	OP2	3RC2	144		und		funct	df
010	0010	10010	wt	WS	wd		0100	aı

Format: SATUS.df

SATUS.B wd, ws, wt SATUS.H wd, ws, wt

Description: wd ← saturate_unsigned_s(signed(ws),signed(wt),df)

Signed elements in vector ws and wt are saturated to unsinged values of *df* bits without changing the data width. The result is written to vector wd.

The operands and results are values in integer data format df.

Operation:

```
SATUS.B
```

```
v \leftarrow WR[ws] || WR[wt]
      for i in 0...WRLN*2/16-1
             WR[wd]<sub>8*i+7...8*i</sub> \leftarrow saturate_unsigned_s(v<sub>16*i+15...16*i</sub>, 8)
      endfor
SATUS.H
      v \leftarrow WR[ws] || WR[wt]
      for i in 0...WRLN*2/32-1
             WR[wd]<sub>16*i+15...16*i</sub> \leftarrow saturate_unsigned_s(v<sub>32*i+31...32*i</sub>, 16)
      endfor
function saturate_unsigned_s(a,df)
      if a_{2*df-1} = 0 and a_{2*df-2..df} \neq 0^{df-1} then
            t \leftarrow 1^{\text{df}}
      else if tt_{2*df-1} = 1 then
            t \leftarrow 0^{df}
      else
            t \leftarrow a_{df-1 \dots 0}
      endif
       endif
      return t
endfunction
```

Exceptions:



SATUU.df

Fixed Unsigned Saturate of Unsigned Value

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2	wt	ws	wd	funct	df
	010010	10010	***	WS	WG	0011	u.

Format: SATUU.df

SATUU.B wd, ws, wt SATUU.H wd, ws, wt

Description: wd ← saturate_unsigned_u(unsigned(ws),unsigned(wt),df)

Unsigned elements in vector ws and wt are saturated to unsigned values of *df* bits without changing the data width. The result is written to vector wd.

The operands and results are values in integer data format df.

Operation:

```
SATUU.B
```

```
v \leftarrow WR[ws] || WR[wt]
       for i in 0...WRLN/16-1
              WR[wd]<sub>8*i+7...8*i</sub> \leftarrow saturate_unsigned_u(v<sub>16*i+15...16*i</sub>, 8)
       endfor
SATUU.H
       v \leftarrow WR[ws] || WR[wt]
       for i in 0...WRLN/32-1
              WR[wd]_{16^*i+15\dots 16^*i} \leftarrow saturate\_unsigned\_u(v_{32^*i+31\dots 32^*i} \;,\; 16)
       endfor
function saturate_unsigned_u(a, df)
      if a_{2*df-1..df} \neq 0^{df} then
             t_{df^*i+df\text{-}1...df^*i} \!\leftarrow 1^{df}
       else
             t_{df^*i+df-1...df^*i} \leftarrow tt_{df-1...0}
       endif
       return t
endfunction
```

Exceptions:



SLL.V

Vector Shift Left

31	26	25 21	l 20 16	15 11	10 6	5 2	1 0	
	COP2	3RC2	1006			funct	df	
(010010	10010	wt	WS	wd	0000	00	

Format: SLL.V

SLL.V wd, ws, wt

Description: wd ← ws << wt

The vector ws are shifted left by the number of bits the elements in vector wt specify modulo the size of the element in bits. The result is written to vector wd.

The operands and results are values in bit vector values.

Operation:

SLL.V

 $WR[wd] \leftarrow WR[ws] << WR[wt]_{6...0}$

Exceptions:



SLLI.V

Immediate Vector Shift Left

•	31 26 :	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	2RC2			1	funct	df
	010010	11010	m	WS	wd	1110	00

Format: SLLI.V

 $\label{eq:SLLIV} SLLI.V \quad wd, \, ws, \, m$ $\mbox{\bf Description:} \ wd \leftarrow ws << m$

The vector ws are shifted left by m bits. The result is written to vector wd.

The operands and results are values in bit vector values.

Operation:

SLLI.V

 $WR[wd] \leftarrow WR[ws] << m$

Exceptions:



SRL.V

Vector Shift Right

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2				funct	df
	010010	10010	wt	WS	wd	0001	00

Format: SRL.V

 $\label{eq:srl.v} \text{SRL.V} \quad \text{wd, ws, wt}$ $\label{eq:srl.v} \text{Description: wd} \leftarrow \text{ws} >> \text{wt}$

The vector ws are shifted right by the number of bits the elements in vector wt specify modulo the size of the element in bits. The result is written to vector wd.

The operands and results are values in bit vector values.

Operation:

SRL.V

 $WR[wd] \leftarrow WR[ws] >> WR[wt]_{6...0}$

Exceptions:



SRLI.V

Immediate Vector Shift Right

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	2RC2				funct	df
	010010	11010	m	WS	wd	1111	00

Format: SRLI.V

SRLI.V wd, ws, m

Description: $wd \leftarrow ws >> m$

The vector ws are shifted right by *m* bits. The result is written to vector wd.

The operands and results are values in bit vector values.

Operation:

SRLI.V

 $WR[wd] \leftarrow WR[ws] >> m$

Exceptions:



STEXT.df

Store extracted element

31	28	25 21	l 20	16 1	15	11 1	0 6	5	0
CO	P2	ELMC2	haaa		indov		d	alf/m	
010	010	10110	base		index		wd	df/n	

Format: STEXT.df

STEXT.W wd[n], index(base) STEXT.D wd[n], index(base)

Description: memory(GPR[base]+GPR[index]) \leftarrow wd[n]

The *n*th elements of vector wd is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

Operation:

```
STEXT.W
    vAddr ← GPR[base] + GPR[index]
    if vAddr_{1...0} \neq 0^2
         SignalException(AddressError)
    endif
    (pAdd,CCA) ← AddressTranslation(vAddr, DATA, LOAD)
    dataword \leftarrow WR[wd]<sub>32n+31...32n</sub>
    StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
STEXT.D
    vAddr ← GPR[base] + GPR[index]
    if vAddr_{2...0} \neq 0^3
         SignalException(AddressError)
    endif
    (pAdd,CCA) ← AddressTranslation(vAddr, DATA, LOAD)
    datadword \leftarrow WR[wd]<sub>64n+63...64n</sub>
    StoreMemory(CCA, DWORD, datadword, pAddr, vAddr, DATA)
```

Exceptions:

Reserved Instruction Exception, MXA Disabled Exception, Address Error Exception.



STEXTU.df

Store extracted element and update base address

31	26	25 21	20 16	15 11	10 6	5 0
	COP2	ELM2RC2	funct	h		45/
	010010	10100	00001	base	wd	df/n

Format: STEXTU.df

STEXTU.W wd[n], base STEXTU.D wd[n], base

Description: memory(GPR[base]+sizeof(df)) \leftarrow wd[n]

GPR[base] ← GPR[base]+sizeof(df)

The *n*th elements of vector wd is stored in memory at the location specified by the aligned effective address, and update base address. The contents of GPR *index* and GPR *base* are added to form the effective address.

Operation:

```
STEXTU.W
    vAddr ← GPR[base] + 4
    if vAddr_{1...0} \neq 0^2
         SignalException(AddressError)
    endif
    (pAdd,CCA) ← AddressTranslation(vAddr, DATA, LOAD)
    dataword \leftarrow WR[wd]_{32n+31...32n}
    StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
    GPR[base] ← vAddr
STEXTU.D
    vAddr ← GPR[base] + 8
    if vAddr_{2...0} \neq 0^3
         SignalException(AddressError)
    endif
    (pAdd,CCA) ← AddressTranslation(vAddr, DATA, LOAD)
    datadword \leftarrow WR[wd]_{64n+63...64n}
    StoreMemory(CCA, DWORD, datadword, pAddr, vAddr, DATA)
    GPR[base] ← vAddr
```

Exceptions:

Reserved Instruction Exception, MXA Disabled Exception, Address Error Exception.



SUBSL.df

Vector Subtract Left of Signed Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2			d	funct	df
	010010	10001	wt	WS	wd	1000	aı

Format: SUBSL.df

SUBSL.H wd, ws, wt SUBSL.W wd, ws, wt

Description: $wd[i] \leftarrow signed(left_half(ws)[i]) - signed(left_half(wt)[i])$

The left half elements in signed integer vector wt are subtracted from the left half elements in signed integer vector ws.

The operands and results are values in integer data format df.

Operation:

```
SUBSL.H
```

```
\begin{aligned} &\text{for i in 0... WRLEN/16-1} \\ &a \leftarrow \text{WR[ws]}_{8i+7+\text{WRLEN/2}...8i+\text{WRLEN/2}} \\ &b \leftarrow \text{WR[wt]}_{8i+7+\text{WRLEN/2}...8i+\text{WRLEN/2}} \\ &\text{WR[wd]}_{16i+15...16i} \leftarrow (a_7)^8 || a - (b_7)^8 || b \\ &\text{endfor} \\ &\text{SUBSL.W} \\ &\text{for i in 0... WRLEN/32-1} \\ &a \leftarrow \text{WR[ws]}_{16i+15+\text{WRLEN/2}...16i+\text{WRLEN/2}} \\ &b \leftarrow \text{WR[wt]}_{16i+15+\text{WRLEN/2}...16i+\text{WRLEN/2}} \\ &\text{WR[wd]}_{32i+31...32i} \leftarrow (a_{15})^{16} || a - (b_{15})^{16} || b \end{aligned}
```

endfor

Exceptions:



SUBSR.df

Vector Subtract Right of Signed Values

3	1 26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2				funct	df
	010010	10001	wt	WS	wd	1001	ai

Format: SUBSR.df

SUBSR.H wd, ws, wt SUBSR.W wd, ws, wt

Description: $wd[i] \leftarrow signed(right_half(ws)[i]) - signed(right_half(wt)[i])$

The right half elements in signed integer vector wt are subtracted from the right half elements in signed integer vector ws.

The operands and results are values in integer data format df.

Operation:

```
SUBSR.H
```

```
for i in 0... WRLEN/16-1 a \leftarrow WR[ws]_{8i+7...8i} b \leftarrow WR[wt]_{8i+7...8i} WR[wd]_{16i+15...16i} \leftarrow (a_7)^8 || a - (b_7)^8 || b endfor SUBSR.W for i in 0... WRLEN/32-1 a \leftarrow WR[ws]_{16i+15...16i} b \leftarrow WR[wt]_{16i+15...16i} WR[wd]_{32i+31...32i} \leftarrow (a_{15})^{16} || a - (b_{15})^{16} || b endfor
```

Exceptions:



SUBUL.df

Vector Subtract Left of Unsigned Values

31	26	25 2	1 20 10	§ 15 11	10 6	5 2	1 0
	COP2	3RC2	1006		d	funct	df
	010010	10001	wt	WS	wd	1010	ai

Format: SUBUL.df

SUBUL.H wd, ws, wt SUBUL.W wd, ws, wt

Description: $wd[i] \leftarrow unsigned(left_half(ws)[i]) - unsigned(left_half(wt)[i])$

The left half elements in unsigned integer vector wt are subtracted from the left half elements in unsigned integer vector ws.

The operands and results are values in integer data format df.

Operation:

```
SUBUL.H
```

```
\begin{split} &\text{for i in 0... WRLEN/16-1} \\ &a \leftarrow \text{WR[ws]}_{8i+7+\text{WRLEN/2...8i+WRLEN/2}} \\ &b \leftarrow \text{WR[wt]}_{8i+7+\text{WRLEN/2...8i+WRLEN/2}} \\ &\text{WR[wd]}_{16i+15...16i} \leftarrow 0^8 || a - 0^8 || b \\ &\text{endfor} \\ &\text{SUBUL.W} \\ &\text{for i in 0... WRLEN/32-1} \\ &a \leftarrow \text{WR[ws]}_{16i+15+\text{WRLEN/2...16i+WRLEN/2}} \\ &b \leftarrow \text{WR[wt]}_{16i+15+\text{WRLEN/2...16i+WRLEN/2}} \\ &\text{WR[wd]}_{32i+31...32i} \leftarrow 0^{16} || a - 0^{16} || b \end{split}
```

endfor

Exceptions:



SUBUR.df

Vector Subtract Right of Unsigned Values

31	26	25 21	20 16	15 11	10 6	5 2	1 0
	COP2	3RC2		340	wd	funct	df
	010010	10001	wt	WS	wd	1011	uı

Format: SUBUR.df

SUBUR.H wd, ws, wt SUBUR.W wd, ws, wt

Description: wd[i] ← unsigned(right_half(ws)[i]) - unsigned(right_half(wt)[i])

The right half elements in unsigned integer vector wt are subtracted from the right half elements in unsigned integer vector ws.

The operands and results are values in integer data format df.

Operation:

```
SUBUR.H
```

```
for i in 0... WRLEN/16-1 a \leftarrow \text{WR}[ws]_{8i+7...8i} b \leftarrow \text{WR}[wt]_{8i+7...8i} \text{WR}[wd]_{16i+15...16i} \leftarrow 0^8 || a - 0^8 || b endfor \text{SUBUR.W} for i in 0... WRLEN/32-1 a \leftarrow \text{WR}[ws]_{16i+15...16i} b \leftarrow \text{WR}[wt]_{16i+15...16i} \text{WR}[wd]_{32i+31...32i} \leftarrow 0^{16} || a - 0^{16} || b
```

endfor

Exceptions:



VSHFR.B

Vector Data Preserving Shuffle based on the register control vector

31	26 :	25 21	20 10	6 15	11 10	6	5	1	0
COP2		4R							•
010010	0	11101	wt	WS		wd	wr		U

Format: VSHFR.B

VSHFR.B wd, ws, wt, wr

Description: wd ← vector_shuffle(control(wr),ws,wt)

The instruction function is as the same as the MSA's VSHF.B

The vector shuffle instructions selectively copy data elements from the concatenation of vectors ws and wt into vector wd based on the corresponding control element in wr.

The least significant 6 bits in wr control elements modulo the number of elements in the concatenated vectors ws, wt specify the index of the source element. If bit 6 or bit 7 is 1, there will be no copy, but rather the destination element is set to 0.

The operands and results are values in integer data format df.

Operation:

VSHFR.B

```
\begin{split} v \leftarrow \mathsf{WR}[\mathsf{ws}] \mid\mid \mathsf{WR}[\mathsf{wt}] \\ \text{for i in 0 ... WRLEN/8 - 1} \\ k \leftarrow \mathsf{WR}[\mathsf{wr}]_{8i+5...8i} \; \mathsf{MOD} \; (2*\mathsf{WRLEN/8}) \\ \text{if WR}[\mathsf{wr}]_{8i+7...8i+6} \neq 0 \; \text{then} \\ & \mathsf{WR}[\mathsf{wd}]_{8i+7...8i} \leftarrow 0^8 \\ \text{else} \\ & \mathsf{WR}[\mathsf{wd}]_{8i+7...8i} \leftarrow \mathsf{v}_{8k+7...8k} \\ \text{endif} \\ \text{endfor} \end{split}
```

Exceptions:



VSLDI.B

Immediate Vector Slide

31	26	25 21	20 16	15 11	10 6	5 0
	COP2	ELMC2				16/
	010010	10110	wt	WS	wd	df/n

Format: VSLDI.B

 $VSLDI.B \qquad \text{wd, ws, wt, n} \\ \textbf{Description: } wd \leftarrow slide(ws, wt, n) \\$

The instruction function is as the same as the MSA's SLDI.B.

Vector registers wt and ws contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format *df*.

The slide instructions manipulate the content of vector registers wt and ws as byte elements, with data format *df* indicating the 2-dimensional byte array layout.

The two source rectangles wt and ws are concatenated horizontally in the order they appear in the syntax, i.e. first wt and then ws. Place a new destination rectangle over ws and then slide it to the left over the concatenation of wt and ws by *n* columns. The result is written to vector wd.

Operation:

VSLDI.B

```
\begin{split} v \leftarrow \mathsf{WR}[\mathsf{wt}] \mid\mid \mathsf{WR}[\mathsf{ws}] \\ \text{for i in 0 ... WRLEN/8 - 1} \\ &\quad \mathsf{WR}[\mathsf{wd}]_{8i+7 \, ... \, 8i} \leftarrow v_{8(i+n)+7 \, ... \, 8(i+n)} \\ \text{endfor} \end{split}
```

Exceptions:



Appendix A

A.1 COP2 Encoding of rs Field

	ro	Bits2321								
	rs	0	1	2	3	4	5	6	7	
	Bits2524	000	001	010	011	100	101	110	111	
0	00	MFC2	β	CFC2	MFHC2	MTC2	β	CTC2	MTHC2	
1	01	BC2	BC2EQZ	LWC2	SWC2	θ	BC2NEZ	LDC2	SDC2	
2	10	3RFC2	3RC2	3RC2	θ	ELM2RC	ELMC2	ELMC2	ELMC2	
3	11	2RFC2	θ	2RC2	θ	θ	4R	θ	θ	



A.2 COP2 Encoding of Function Field when rs = 3RFC2

2	RFC2	Bits20							
3	KFC2	0	1	2	3	4	5	6	7
	Bits53	000	001	010	011	100	101	110	111
0	000	FEXUPLC	θ	θ	θ	θ	θ	FCMUL.W	θ
1	001	FEXUPRC	θ	θ	θ	θ	θ	θ	θ
2	010	θ	θ	θ	θ	θ	θ	θ	θ
3	011	θ	θ	θ	θ	θ	θ	θ	θ
4	100	θ	θ	θ	θ	θ	θ	θ	θ
5	101	θ	θ	θ	θ	θ	θ	θ	θ
6	110	θ	θ	θ	θ	θ	θ	θ	θ
7	111	θ	θ	θ	θ	θ	θ	θ	θ



A.3 COP2 Encoding of Function Field when rs = 2RFC2

2RFC	· 2	Bits2016				
ZKFC	-	0	1	2	3	431
Bits51	Bits0	00000	00001	00010	00011	0010011111
00000	0	θ	θ	θ	θ	θ
00000	1	θ	θ	θ	θ	θ
00001	0	θ	θ	θ	θ	θ
00001	1	θ	θ	θ	θ	θ
0001011111	01	θ	θ	θ	θ	θ



A.4 COP2 Encoding of Function Field when rs = 3RC2

3	3RC2	Bits20							
1	10010	0	1	2	3	4	5	6	7
	Bits53	000	001	010	011	100	101	110	111
0	000	SLL.V	BMU.V	θ	θ	SRL.V	θ	θ	θ
1	001	SATSS.B	SATSS.H	θ	θ	SATUU.B	SATUU.	θ	θ
2	010	SATUS.B	SATUS.H	θ	θ	θ	θ	θ	θ
3	011	θ	θ	θ	θ	θ	θ	θ	θ
4	100	MOVBT.	θ	θ	θ	MOVBP.	θ	θ	θ
5	101	θ	θ	θ	θ	θ	θ	θ	θ
6	110	θ	θ	θ	θ	θ	θ	θ	θ
7	111	θ	θ	θ	θ	θ	θ	θ	θ

3	3RC2	Bits20							
1	10001	0	1	2	3	4	5	6	7
	Bits53	000	001	010	011	100	101	110	111
0	000	θ	ADDSL.H	ADDSL.W	θ	θ	ADDSR.H	ADDSR.W	θ
1	001	θ	ADDUL.H	ADDUL.W	θ	θ	ADDUR.H	ADDUR.W	θ
2	010	θ	θ	θ	θ	θ	θ	θ	θ
3	011	θ	θ	θ	θ	θ	θ	θ	θ
4	100	θ	SUBSL.H	SUBSL.W	θ	θ	SUBSR.H	SUBSR.W	θ
5	101	θ	SUBUL.H	SUBUL.W	θ	θ	SUBUR.H	SUBUR.W	θ
6	110	θ	MULSL.H	MULSL.W	θ	θ	MULSR.H	MULSR.W	θ
7	111	θ	MULUL.H	MULUL.W	θ	θ	MULUR.H	MULUR.W	θ



A.5 COP2 Encoding of Function Field when rs = 2RC2

2RC	22	Bits2016				
110		0	1	2	3	4
Bits52	Bits1	00000	00001	00010	00011	00100
0000	00	PCNT.V	BEXT.B	BEXP.B	BEXP.2B	θ
0000	01	θ	BEXT.H	BEXP.H	BEXP.4B	θ
0000	10	θ	BEXT.W	BEXP.W	θ	θ
0000	11	θ	θ	θ	θ	θ
00011100	0011	θ	θ	θ	θ	θ

2RC	22	Bits2016				
110	10	5	6	7	8	931
Bits52	Bits1	00101	00110	00111	01000	0100111111
0000	00	θ	θ	θ	θ	θ
0000	01	ACCUL.H	ACCUR.H	ACCSL.H	ACCSR.H	θ
0000	10	ACCUL.W	ACCUR.W	ACCSL.W	ACCSR.W	θ
0000	11	θ	θ	θ	θ	θ
00011100	0011	θ	θ	θ	θ	θ

2RC	22	
110	10	
Bits52	Bits1	00000
1101	0011	θ
1110	00	SLLI.V
1110	0111	θ
1111	00	SRLI.V
1111	0111	θ



A.6 COP2 Encoding of df/n field when rs = ELMC

ELMC2	Bits2521		
LLIVICZ	21	22	23
Bits50	10101	10110	10111
00nnnnn	θ	VSLDI.B	θ
100nnn	θ	θ	LDINSSU2.W
1100nn	LDINS.W	STEXT.W	LDINSU.W
11100n	LDINS.D	STEXT.D	LDINSU.D
1111nn	LDINSS.W	LDINSSU.W	θ
111110	×	×	θ
111111	×	×	θ



A.7 COP2 Encoding of df/n field when rs = ELM2RC2

ELM2RC2	Bits2016				
10100	0	1	2	3	431
Bits50	00000	00001	00010	00011	0010011111
00nnnnn	×	θ	θ	θ	θ
100nnn	θ	θ	θ	θ	θ
1100nn	θ	STEXTU.W	θ	θ	θ
11100n	θ	STEXTU.D	θ	θ	θ
1111nn	θ	θ	θ	θ	θ
111110	θ	θ	θ	θ	θ
111111	θ	θ	θ	θ	θ
00mmnn	MOVE.W	×	×	×	×



Revision History

Revision	Date	Description
00.00	July 21, 2016	Initial version
00.01	August 1, 2016	Fixed some typos in the operation
		Modify the name prefix floating-point complex operation into "FC"
		Add load insert instruction LDINSSU2
		Delete instruction VSLDI.B for it's function is the same as the SLDI.B
		Add new instructions for the speech
		Add new instructions for the image
		Add CTC2/CFC2 instructions
		Add description about XBurst half single FP
		Add description about FP complex data and operation
00.02	August 1, 2016	internal release
00.03	August 5, 2016	Recover LDINS.df, STEXT.df
00.04	August 8, 2016	Fixed some typos
		Update LDINSU.df
		Delete FCMADD.df, FCMSUB.df, FCUMSUB.df
00.05	August 9, 2016	Fixed some typos
00.06	September 21,	Fixed some error descriptions
	2016	Named MIPS eXtended Architecture (MXA)
00.07	October 26, 2016	Fixed the error function saturate_sigend
		Fixed some typos L>R
		Change SATS.B.H/SATS.H.W into SATSS.B/SATSS.H
		Change SATU.B.H/SATU.H.W into SATUU.B/SATUU.H
		Add SATUS.B/SATUS.H
80.00	December	Add Programming model context and instruction detailed
	30,2016	descriptions
		Delete unused functions: complex_sub, complex_add,
		complex_neg
		Fixed some description errors
00.09	June 2,2017	Change the document name