# JZ4750 Mobile Application Processor

Data Sheet

Release Date: Jan. 26, 2011



**JZ4750 Mobile Application Processor** 

**Data Sheet** 

Copyright © 2005-2008 Ingenic Semiconductor Co., Ltd. All rights reserved.

Disclaimer

This documentation is provided for use with Ingenic products. No license to Ingenic property rights is granted. Ingenic assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by Ingenic Terms and

Conditions of Sale.

Ingenic products are not designed for and should not be used in any medical or life sustaining or

supporting equipment.

All information in this document should be treated as preliminary. Ingenic may make changes to this

document without notice. Anyone relying on this documentation should contact Ingenic for the current

documentation and errata.

Ingenic Semiconductor Co., Ltd.

Room 108, Building A, Information Center, Zhongguancun Software Park

8 Dongbeiwang West Road, Haidian District, Beijing, China,

Tel: 86-10-82826661

Fax: 86-10-82825845

Http://www.ingenic.cn



# **CONTENTS**

| 1     | O۱  | verview   | 1  |
|-------|-----|---|----|
|       | 1.1 | Block Diagram   | 2  |
|       | 1.2 | Features  | 3  |
|       | 1.2 | .1 CPU Core   | 3  |
|       | 1.2 | .2 Video Accelerator  | 3  |
|       | 1.2 | .3 Memory Sub-systems                                       | 3  |
| 1.2.4 |     | .4 AHB Bus Arbiter  | 4  |
|       | 1.2 | .5 System Devices   | 4  |
|       | 1.2 | .6 Audio/Display/UI Interfaces                              | 5  |
|       | 1.2 | .7 On-chip Peripherals                                      | 6  |
|       | 1.2 |   |    |
|       | 1.3 | Characteristic  | 9  |
| 2     | Pa  | ackaging and Pinout Information                             | 10 |
|       | 2.1 | Overview  |    |
|       | 2.2 | Solder Process  |    |
|       | 2.3 | JZ4750 Package  | 11 |
|       | 2.4 | Pin Description [1][2]                                      | 13 |
|       | 2.4 | .1 Pin for parallel interfaces                              | 13 |
|       | 2.4 | .2 Pin for serial interfaces                                | 19 |
|       | 2.4 | .3 Pin for system/misc/UART2                                | 22 |
|       | 2.4 | .4 Pin for analog interfaces and corresponding power/ground | 23 |
|       | 2.4 | .5 Pin for IO and core power/ground                         | 25 |
| 3     | Eld | ectrical Specifications                                     | 26 |
|       | 3.1 | Absolute Maximum Ratings                                    | 26 |
|       | 3.2 | Recommended operating conditions                            | 27 |
|       | 3.3 | DC Specifications   | 29 |
|       | 3.4 | Power Consumption Specifications                            | 31 |
|       | 3.5 | Power On, Reset and BOOT                                    | 34 |
|       | 3.5 | .1 Power-On Timing  | 34 |
|       | 3.5 | .2 Reset procedure  | 35 |
|       | 3.5 | .3 BOOT   | 36 |



# 1 Overview

JZ4750 is a highly integrated SOC solution for multimedia rich and general embedded products like PMP, GPS navigator and smart phone.

At the heart of JZ4750 is XBurst processor engine. XBurst is an industry leading microprocessor core which delivers superior high performance and best-in-class low power consumption.

The SIMD instruction set implemented by XBurst core, in together with the on chip video accelerating engine and post processing unit, provides enhanced video decoding capability.

The memory interface of JZ4750 supports a variety of memory types that allow flexible design requirements, including glueless connection to SLC NAND flash memory and 4-bit/8-bit/12-bit MLC MLC NAND flash memory for cost sensitive applications.

On-chip modules such as LCD controller, audio CODEC, multi-channel SAR-ADC, AC97/I2S controller, PCM interface and camera interface offer designers a rich suite of peripherals for multimedia application. TV encoder unit and 2 channels 10-bits DACs provide composite/S-video TV signal output in PAL or NTSC format. WLAN, Bluetooth and expansion options are supported through the USB 1.1, high speed SPI and MMC/SD/SDIO host controllers. The TS (Transport stream) interface provides enough bandwidth to connect to an external mobile digital TV demodulator. Other peripherals such as USB 2.0 device, UART, SPI and general system resources provide enough computing and connectivity capability for many applications.



# 1.1 Block Diagram




Figure 1-1 JZ4750 Diagram



#### 1.2 Features

#### 1.2.1 **CPU Core**

- XBurst CPU
  - XBurst<sup>®</sup> RISC instruction set to support Linux and WinCE
  - XBurst<sup>®</sup> SIMD instruction set to support multimedia acceleration
  - XBurst<sup>®</sup> 8-stage pipeline micro-architecture up to 360MHz
- MMU
  - 32-entry dual-pages joint-TLB
  - 4 entry Instruction TLB
  - 4 entry data TLB
- Cache
  - 16K instruction cache
  - 16K data cache
- 16KB tight coupled memory

#### 1.2.2 Video Accelerator

- Motion compensation
- Motion estimation
- De-block
- DCT/IDCT for 4x4 block

# 1.2.3 Memory Sub-systems

- Static memory interface
  - Direct interface to SRAM, ROM, Burst ROM, and NOR Flash
  - Four chip-select pin for static memory, each can be configured separately
  - Support 8, 16 or 32 bits data width
  - The size and base address of static memory banks are programmable
- NAND flash interface
  - Support 4-bit/8-bit/12-bit MLC NAND as well as SLC NAND
  - Support all 8-bit/16-bit NAND Flash devices regardless of density and organization
  - Support automatic boot up from NAND Flash devices
- Synchronous DRAM interface
  - Standard SDRAM and Mobile SDRAM
  - 1 banks with programmable size and base address
  - 32-bit and 16-bit data bus width
  - Multiplexes row/column addresses according to SDRAM capacity
  - Two-bank or four-bank SDRAM is supported
  - Supports auto-refresh and self-refresh functions
  - Supports power-down mode to minimize the power consumption of SDRAM
  - Supports page mode



- 2 Chip selects
- Can be pin shared or separated with/from NAND-static memory
- BCH Controller
  - Implement data ECC encoding and decoding
- Direct memory access controller
  - Twelve independent DMA channels
  - Descriptor supported
  - Transfer data units: 8-bit, 16-bit, 32-bit, 16-byte or 32-byte
  - Transfer requests can be: auto-request within DMA; and on-chip peripheral module request
  - Interrupt on transfer completion or transfer error
  - Supports two transfer modes: single mode or block mode
  - External DMA supported
- OTP Module
  - Up to 8 independent fuse banks (32 bytes)
  - Data Retention: 10 Years @85°C
  - Standby Current < 1uA</li>
- The JZ4750 processor system supports little endian only

#### 1.2.4 AHB Bus Arbiter

- Provide a fair chance for each AHB master to possess the AHB bus
- Fulfill the back-to-back feature of AHB protocol
- Divide two master groups with different privileges supports two arbitrating methods:
   Round-robin possession for masters in the same group, Preemptive possession for masters with higher privileges

#### 1.2.5 System Devices

- Clock generation and power management
  - On-chip oscillator circuit for an 32768Hz clock and an 24MHz clock
  - On-chip phase-locked loops (PLL) with programmable multiple-ratio. Internal counter are used to ensure PLL stabilize time
  - PLL on/off is programmable by software
  - ICLK, PCLK, SCLK, MCLK and LCLK frequency can be changed separately for software by setting division ratio
  - Supports six low-power modes and function: NORMAL mode; DOZE mode; IDLE mode;
     SLEEP mode; HIBERNATE mode; and MODULE-STOP function
- RTC (Real Time Clock)
  - 32-bit second counter
  - 1Hz from 32768hz
  - Alarm interrupt
  - Independent power



- A 32-bits scratch register used to indicate whether power down happens for RTC power
- Interrupt controller
  - Total 32 maskable interrupt sources from on-chip peripherals and external request through GPIO ports
  - Interrupt source and pending registers for software handling
  - Unmasked interrupts can wake up the chip in sleep or standby mode
- Timer and counter unit with PWM output
  - Provide six separate channels
  - 16-bit A counter and 16-bit B counter with auto-reload function every channel
  - Support interrupt generation when the A counter underflows
  - Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK
     (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
  - Six PWM outputs
- OS timer
  - One channel
  - 32-bit counter and 32-bit compare register
  - Support interrupt generation when the counter matches the compare register
  - Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK
     (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
- Watchdog timer
  - 16-bit counter in RTC clock with 1, 4, 16, 64, 256 and 1024 clock dividing selected
  - Generate power-on reset

#### 1.2.6 Audio/Display/UI Interfaces

- LCD controller
  - Single-panel display in active mode, and single- or dual-panel displays in passive mode
  - 2, 4, 16 grayscales and up to 4096 colors in STN mode
  - 2, 4, 16, 256, 4K, 32K, 64K, 256K and 16M colors in TFT mode
  - 24-bit data bus
  - Support 1,2,4,8 pins STN panel, 16bit, 18bit and 24bit TFT and 8bit I/F TFT
  - Display size up to 1280×1024 pixels
  - 256×16 bits internal palette RAM
  - Support ITU601/656 data format
  - Support smart LCD (SRAM-like interface LCD module)
  - Support delta RGB
  - One single color background and two foreground OSD
- TV encoder
  - Support NTSC or PAL
  - Support CVBS or S-video signals
  - 2 channel 10 bits DAC
- Image post processor
  - Video frame resize



- Color space conversion: 420/444/422 YUV to RGB convert
- Camera interface module
  - Input image size up to 4096×4096 pixels
  - Supports CCIR656 data format
  - Bayer RGB, YCbCr 4:2:2 and YCbCr 4:4:4 data format
  - 32×32 image data receive FIFO with DMA support
- On-chip audio CODEC
  - 24-bit DAC, SNR: 90dB
  - 24-bit ADC, SNR: 85dB
  - Sample rate: 8/9.6/11.025/12/16/22.05/24/32/44.1/48/96kHz
  - L/R channels line input
  - MIC input
  - L/R channels headphone output amplifier support up to 16ohm load
  - Capacitor-coupled or capacitor-less
- AC97/I2S controller
  - Supports 8, 16, 18, 20 and 24 bit for sample for AC-link and I2S/MSB-Justified format
  - DMA transfer mode support
  - Support variable sample rate mode for AC-link format
  - Power down mode and two wake-up mode support for AC-link format
  - Programmable Interrupt function support
  - Support the on-chip CODEC
  - Support off-chip CODEC
- PCM
  - Short frame sync, long frame sync and multi-slot modes supported
  - Slave and master operation modes
  - 8/16 bit sample size
  - DMA transfer
- SADC
  - 12-bit, 2Mbps, SNR@500kHz is 61dB, THD@500kHz is -71dB
  - XP/XN, YP/YN inputs for touch screen
  - Battery voltage input
  - 1 generic input channel

#### 1.2.7 On-chip Peripherals

- General-Purpose I/O ports
  - Total 179 GPIOs
  - Each pin can be configured as general-purpose input or output or multiplexed with internal chip functions
  - Each pin can act as a interrupt source and has configurable rising/falling edge or high/low level detect manner, and can be masked independently
  - Each pin can be configured as open-drain when output
  - Each pin can be configured as internal resistor pull-up



#### I2C bus interface

- Only supports single master mode
- Supports I2C standard-mode and F/S-mode up to 400 kHz
- Double-buffered for receiver and transmitter
- Supports general call address and START byte format after START condition
- Two synchronous serial interfaces
  - Up to 50MHz speed
  - Supports three formats: TI's SSP, National Microwire, and Motorola's SPI
  - Configurable 2 17 (or multiples of them) bits data transfer
  - Full-duplex/transmit-only/receive-only operation
  - Supports normal transfer mode or Interval transfer mode
  - Programmable transfer order: MSB first or LSB first
  - 17-bit width, 128-level deep transmit-FIFO and receive-FIFO
  - Programmable divider/prescaler for SSI clock
  - Back-to-back character transmission/reception mode

#### • One-wire bus interface

- Overdrive and regular speed
- Master only
- LSB first
- Bit or byte operate modes
- USB 1.1 host interface
  - Open Host Controller Interface (OHCI)-compatible and USB Revision 1.1-compatible
- USB 2.0 device interface
  - Compliant with USB protocol revision 2.0
  - High speed and full speed supported
  - Embedded USB 2.0 PHY
- Two MMC/SD/SDIO controllers
  - One with 8-bit data bus and another with 4-bit data bus
  - Compliant with "The MultiMediaCard System Specification version 4.2"
  - Compliant with "SD Memory Card Specification version 2.0" and "SDIO Card Specification version 1.0" with 1 command channel and 4 data channels
  - Up to 320 Mbps data rate
  - Supports up to 10 cards (including one SD card)
  - Maskable hardware interrupt for SD I/O interrupt, internal status, and FIFO status

# Four UARTs

- 5, 6, 7 or 8 data bit operation with 1 or 1.5 or 2 stop bits, programmable parity (even, odd, or none)
- 16x8bit FIFO for transmit and 16x11bit FIFO for receive data
- Interrupt support for transmit, receive (data ready or timeout), and line status
- Supports DMA transfer mode
- Provide complete serial port signal for modem control functions
- Support slow infrared asynchronous interface (IrDA)
- IrDA function up to 115200bps baudrate



- UART function up to 921.6Kbps baudrate
- Hardware flow control
- Transport stream slave interface
  - 8-bit or 1-bit data bus selectable
  - Support PID filtering

# 1.2.8 Bootrom

8kB Boot ROM



# 1.3 Characteristic

| Item                 | Characteristic                           |
|----------------------|--|
| Process Technology   | 0.18um CMOS                              |
| Power supply voltage | I/O: 3.3 ± 0.3V                          |
|                      | Core: 1.8 ± 0.2                          |
| Package              | BGA256, 14mm x 14mm x 1.4mm, 0.8mm pitch |
| Operating frequency  | 360MHz                                   |



# 2 Packaging and Pinout Information

#### 2.1 Overview

JZ4750 processor is offered in 256-pin LFBGA package, which is 14mm x 14mm x 1.4mm outline, 17 x 17 matrix ball grid array and 0.8mm pitch, show in Figure 2-1. The JZ4750 pin to ball assignment is show in Figure 2-2.

The detailed pin description is listed in Table 2-1 ~ Table 2-20.

#### 2.2 Solder Process

JZ4750 package is lead-free. It's reflow profile follows the IPC/JEDEC lead-free reflow profile as contained in <u>J-STD-020C</u>.



#### 2.3 JZ4750 Package




Figure 2-1 JZ4750 package outline drawing

മ

 $\circ$ 

Ш

ш

G

I

≥

Z

۵

 $\alpha$ 



 $\supset$ 

# JZ4750 Ball Assignment Rev1.3

MSC0 MSC0 D6 5 17 5 MSC0 D2 MSC0 D7 PWM5 CS4 16 16 2 PWM4 MSC0 D3 SFRM MSC0 WAIT SLK AOHPI SAO 15 15 SS PWM3 AOHPMS **AVDHP** SD12 SFAIL SA1 A18 MSC0 CMD MSC0 D4 WE3 **D27** WR 4 4 AVSHP AOHPM MSC0 MSC0 /COM **SD13 D25** 10,4 8 5 3  $\frac{\pi}{3}$ BGA256, 14mm x 14mm x 1.4mm, 0.8pitch, Top View 딩 AVSCDC D18 VDD CORE SSIO 겅 AIR 7 021 7 A15 SDWE AL WKUP **PPRST** CORE WE<sub>2</sub> NSS RXD SSIO R A16 Ω RTCLK RTCLKO VSS CORE CORE TMS CAS RAS VDD SSIO SSIO QQ/ NSS /SSI CE1 占 10 10 A SSIO VDD VSS /DDRTC CORE SSIO 20 /SSI A3 喜 A7 VSSIO VDDIO VDDIO AVSUSB DCS1 SS10 DM1 SSI **A**0  $\infty$ /SSIO VDDIO **PWMMO** AVDUSB DMO A13 MSC1 \_D2 MSC1 D0 20 VSSIO 01 ADIN1 CTS MSC1 D3 MSC1 44 **A**2 PBA 9 9 8 02 MSC1 CMD RTS RTS D14 031 WE1 DR A6 UART AVDA 9 2 S 0 23 D7 SEL1 LCD D12 D10 D15 SSI CE1 CTS LCD REV CC 80 SSI1 ξ Ω. CD CD **D8** 7 AVSDA BOOT SEL0 WE0 D16 D13 **UART1** X X CO D17 200 2 8  $^{\circ}$ 8 3 8 60 **D**5 VSYN LUMA CHROMA EXCLKO PCLK D14 MSC1 CLK CLK CO SSI1 02 2 O 2 0 S S ά COMP HSYN CLS 0.00 REXT SCK SCK I2C SDA CD CD **D**5 CC SPI 70 5 9 5

Figure 2-2 JZ4750 pin to ball assignment

エ

 $\leq$ 

≥

z

Д

 $\propto$ 

 $\supset$ 

O

Ш

ш

G

⋖

ω



# 2.4 Pin Description [1][2]

# 2.4.1 Pin for parallel interfaces

Table 2-1 EMC SDRAM Pins (58; all GPIO shared: PA0~31, PB0~14,16~25, PE28)

| Pin<br>Names | Ю        | Loc | IO Cell<br>Char.   | Pin Description  | Power  |
|--------------|----------|-----|--------------------|--|--------|
| D0<br>PA0    | 10<br>10 | СЗ  | 12mA,<br>pullup-pe | D0: SDRAM data bus bit 0, static memory data bus bit 0 PA0: GPIO group A bit 0         | VDDIOL |
| D1<br>PA1    | 10<br>10 | B1  | 12mA,<br>pullup-pe | D1: SDRAM data bus bit 1, static memory data bus bit 1 PA1: GPIO group A bit 1         | VDDIOL |
| D2<br>PA2    | 10<br>10 | C2  | 12mA,<br>pullup-pe | D2: SDRAM data bus bit 2, static memory data bus bit 2<br>PA2: GPIO group A bit 2      | VDDIOL |
| D3<br>PA3    | 10<br>10 | C1  | 12mA,<br>pullup-pe | D3: SDRAM data bus bit 3, static memory data bus bit 3 PA3: GPIO group A bit 3         | VDDIOL |
| D4<br>PA4    | 10<br>10 | D2  | 12mA,<br>pullup-pe | D4: SDRAM data bus bit 4, static memory data bus bit 4<br>PA4: GPIO group A bit 4      | VDDIOL |
| D5<br>PA5    | 10<br>10 | D1  | 12mA,<br>pullup-pe | D5: SDRAM data bus bit 5, static memory data bus bit 5 PA5: GPIO group A bit 5         | VDDIOL |
| D6<br>PA6    | 10<br>10 | E3  | 12mA,<br>pullup-pe | D6: SDRAM data bus bit 6, static memory data bus bit 6<br>PA6: GPIO group A bit 6      | VDDIOL |
| D7<br>PA7    | 10<br>10 | E1  | 12mA,<br>pullup-pe | D7: SDRAM data bus bit 7, static memory data bus bit 7 PA7: GPIO group A bit 7         | VDDIOL |
| D8<br>PA8    | 10<br>10 | A4  | 8mA,<br>pullup-pe  | D8: SDRAM data bus bit 8, static memory data bus bit 8 PA8: GPIO group A bit 8         | VDDIOL |
| D9<br>PA9    | 10<br>10 | B4  | 8mA,<br>pullup-pe  | D9: SDRAM data bus bit 9, static memory data bus bit 9<br>PA9: GPIO group A bit 9      | VDDIOL |
| D10<br>PA10  | 10<br>10 | C4  | 8mA,<br>pullup-pe  | D10: SDRAM data bus bit 10, static memory data bus bit 10 PA10: GPIO group A bit 10    | VDDIOL |
| D11<br>PA11  | 10<br>10 | А3  | 8mA,<br>pullup-pe  | D11: SDRAM data bus bit 11, static memory data bus bit 11 PA11: GPIO group A bit 11    | VDDIOL |
| D12<br>PA12  | 10<br>10 | ВЗ  | 8mA,<br>pullup-pe  | D12: SDRAM data bus bit 12, static memory data bus bit 12<br>PA12: GPIO group A bit 12 | VDDIOL |
| D13<br>PA13  | 10<br>10 | A2  | 8mA,<br>pullup-pe  | D13: SDRAM data bus bit 13, static memory data bus bit 13 PA13: GPIO group A bit 13    | VDDIOL |
| D14<br>PA14  | 10<br>10 | B2  | 8mA,<br>pullup-pe  | D14: SDRAM data bus bit 14, static memory data bus bit 14 PA14: GPIO group A bit 14    | VDDIOL |
| D15<br>PA15  | 10<br>10 | A1  | 8mA,<br>pullup-pe  | D15: SDRAM data bus bit 15, static memory data bus bit 15 PA15: GPIO group A bit 15    | VDDIOL |
| D16<br>PA16  | 10<br>10 | A11 | 8mA,<br>pullup-pe  | D16: SDRAM data bus bit 16, static memory data bus bit 16<br>PA16: GPIO group A bit 16 | VDDIOL |
| D17<br>PA17  | 10<br>10 | C11 | 8mA,<br>pullup-pe  | D17: SDRAM data bus bit 17, static memory data bus bit 17<br>PA17: GPIO group A bit 17 | VDDIOL |
| D18<br>PA18  | 10<br>10 | D12 | 8mA,<br>pullup-pe  | D18: SDRAM data bus bit 18, static memory data bus bit 18 PA18: GPIO group A bit 18    | VDDIOL |
| D19<br>PA19  | 10<br>10 | B11 | 8mA,<br>pullup-pe  | D19: SDRAM data bus bit 19, static memory data bus bit 19<br>PA19: GPIO group A bit 19 | VDDIOL |
| D20<br>PA20  | 10<br>10 | C12 | 8mA,<br>pullup-pe  | D20: SDRAM data bus bit 20, static memory data bus bit 20 PA20: GPIO group A bit 20    | VDDIOL |
| D21<br>PA21  | 10<br>10 | B12 | 8mA,<br>pullup-pe  | D21: SDRAM data bus bit 21, static memory data bus bit 21 PA21: GPIO group A bit 21    | VDDIOL |
| D22<br>PA22  | 10<br>10 | A13 | 8mA,<br>pullup-pe  | D22: SDRAM data bus bit 22, static memory data bus bit 22<br>PA22: GPIO group A bit 22 | VDDIOL |
| D23<br>PA23  | 10<br>10 | B13 | 8mA,<br>pullup-pe  | D23: SDRAM data bus bit 23, static memory data bus bit 23 PA23: GPIO group A bit 23    | VDDIOL |



| Pin<br>Names  | Ю        | Loc | IO Cell<br>Char.   | Pin Description  | Power  |
|---------------|----------|-----|--------------------|--|--------|
| D24<br>PA24   | 10<br>10 | D13 | 8mA,<br>pullup-pe  | D24: SDRAM data bus bit 24, static memory data bus bit 24<br>PA24: GPIO group A bit 24 | VDDIOL |
| D25<br>PA25   | 10<br>10 | C13 | 8mA,<br>pullup-pe  | D25: SDRAM data bus bit 25, static memory data bus bit 25<br>PA25: GPIO group A bit 25 | VDDIOL |
| D26<br>PA26   | 10<br>10 | A14 | 8mA,<br>pullup-pe  | D26: SDRAM data bus bit 26, static memory data bus bit 26<br>PA26: GPIO group A bit 26 | VDDIOL |
| D27<br>PA27   | 10<br>10 | C14 | 8mA,<br>pullup-pe  | D27: SDRAM data bus bit 27, static memory data bus bit 27<br>PA27: GPIO group A bit 27 | VDDIOL |
| D28<br>PA28   | 10<br>10 | A15 | 8mA,<br>pullup-pe  | D28: SDRAM data bus bit 28, static memory data bus bit 28<br>PA28: GPIO group A bit 28 | VDDIOL |
| D29<br>PA29   | 10<br>10 | B15 | 8mA,<br>pullup-pe  | D29: SDRAM data bus bit 29, static memory data bus bit 29<br>PA29: GPIO group A bit 29 | VDDIOL |
| D30<br>PA30   | 10<br>10 | A16 | 8mA,<br>pullup-pe  | D30: SDRAM data bus bit 30, static memory data bus bit 30 PA30: GPIO group A bit 30    | VDDIOL |
| D31<br>PA31   | 10<br>10 | C15 | 8mA,<br>pullup-pe  | D31: SDRAM data bus bit 31, static memory data bus bit 31 PA31: GPIO group A bit 31    | VDDIOL |
| A0<br>PB0     | 0<br>10  | A8  | 12mA,<br>pullup-pe | A0: SDRAM/Static memory address bus bit 0<br>PB0: GPIO group B bit 0                   | VDDIOL |
| A1<br>PB1     | 0<br>10  | E10 | 12mA,<br>pullup-pe | A1: SDRAM/Static memory address bus bit 1 PB1: GPIO group B bit 1                      | VDDIOL |
| A2<br>PB2     | 0<br>10  | C6  | 12mA,<br>pullup-pe | A2: SDRAM/Static memory address bus bit 2<br>PB2: GPIO group B bit 2                   | VDDIOL |
| A3<br>PB3     | 0<br>10  | В9  | 12mA,<br>pullup-pe | A3: SDRAM/Static memory address bus bit 3<br>PB3: GPIO group B bit 3                   | VDDIOL |
| A4<br>PB4     | 0<br>10  | В6  | 12mA,<br>pullup-pe | A4: SDRAM/Static memory address bus bit 4<br>PB4: GPIO group B bit 4                   | VDDIOL |
| A5<br>PB5     | 0<br>10  | С9  | 12mA,<br>pullup-pe | A5: SDRAM/Static memory address bus bit 5<br>PB5: GPIO group B bit 5                   | VDDIOL |
| A6<br>PB6     | 0<br>10  | A5  | 12mA,<br>pullup-pe | A6: SDRAM/Static memory address bus bit 6<br>PB6: GPIO group B bit 6                   | VDDIOL |
| A7<br>PB7     | 0<br>10  | D9  | 12mA,<br>pullup-pe | A7: SDRAM/Static memory address bus bit 7<br>PB7: GPIO group B bit 7                   | VDDIOL |
| A8<br>PB8     | 0<br>10  | В7  | 12mA,<br>pullup-pe | A8: SDRAM/Static memory address bus bit 8 PB8: GPIO group B bit 8                      | VDDIOL |
| A9<br>PB9     | 0<br>10  | A10 | 12mA,<br>pullup-pe | A9: SDRAM/Static memory address bus bit 9<br>PB9: GPIO group B bit 9                   | VDDIOL |
| A10<br>PB10   | 0<br>10  | E8  | 12mA,<br>pullup-pe | A10: SDRAM/Static memory address bus bit 10 PB10: GPIO group B bit 10                  | VDDIOL |
| A11<br>PB11   | 0<br>10  | E9  | 12mA,<br>pullup-pe | A11: SDRAM/Static memory address bus bit 11<br>PB11: GPIO group B bit 11               | VDDIOL |
| A12<br>PB12   | 0<br>10  | C8  | 12mA,<br>pullup-pe | A12: SDRAM/Static memory address bus bit 12<br>PB12: GPIO group B bit 12               | VDDIOL |
| A13<br>PB13   | 0<br>10  | C7  | 12mA,<br>pullup-pe | A13: SDRAM/Static memory address bus bit 13<br>PB13: GPIO group B bit 13               | VDDIOL |
| A14<br>PB14   | 0<br>10  | B5  | 12mA,<br>pullup-pe | A14: SDRAM/Static memory address bus bit 14<br>PB14: GPIO group B bit 14               | VDDIOL |
| DCS0_<br>PB16 | 0<br>10  | D8  | 8mA,<br>pullup-pe  | DCS0_: SDRAM chip select 0 PB16: GPIO group B bit 16                                   | VDDIOL |
| DCS1_<br>PE28 | 0<br>10  | В8  | 8mA,<br>pullup-pe  | DCS1_: SDRAM chip select 1<br>PE28: GPIO group E bit 28                                | VDDIOL |
| RAS_<br>PB17  | 0<br>10  | D10 | 8mA,<br>pullup-pe  | RAS_: SDRAM row address strobe<br>PB17: GPIO group B bit 17                            | VDDIOL |
| CAS_<br>PB18  | 0<br>10  | C10 | 8mA,<br>pullup-pe  | CAS_: SDRAM column address strobe PB18: GPIO group B bit 18                            | VDDIOL |



| Pin<br>Names            | Ю       | Loc | IO Cell<br>Char.   | Pin Description  | Power  |
|-------------------------|---------|-----|--------------------|--|--------|
| SDWE_&<br>BUFD_<br>PB19 | 0<br>10 | E11 | 12mA,<br>pullup-pe | SDWE_: SDRAM write enable BUFD_: Select CPU to SRAM chip direction in data bi-direction buffer PB19: GPIO group B bit 19 | VDDIOL |
| WE0_<br>PB20            | 0       | D3  | 8mA,<br>pullup-pe  | WE0_: SDRAM/Static memory byte 0 write enable PB20: GPIO group B bit 20  | VDDIOL |
| WE1_<br>PB21            | 0       | C5  | 8mA,<br>pullup-pe  | WE1_: SDRAM/Static memory byte 1 write enable PB21: GPIO group B bit 21  | VDDIOL |
| WE2_<br>PB22            | 0<br>10 | D11 | 8mA,<br>pullup-pe  | WE2_: SDRAM/Static memory byte 2 write enable PB22: GPIO group B bit 22  | VDDIOL |
| WE3_<br>PB23            | 0       | B14 | 8mA,<br>pullup-pe  | WE3_: SDRAM/Static memory byte 3 write enable PB23: GPIO group B bit 23  | VDDIOL |
| CKO<br>PB24             | 0 10    | A7  | 12mA,<br>pullup-pe | CKO: SDRAM clock<br>PB24: GPIO group B bit 24  | VDDIOL |
| CKE<br>PB25             | 0<br>10 | B10 | 8mA,<br>pullup-pe  | CKE: SDRAM clock enable<br>PB25: GPIO group B bit 25   | VDDIOL |

Table 2-2 EMC Static Memory Pins (31; all GPIO shared: PB15, PC0~29)

| Pin<br>Names          | Ю             | Loc | IO Cell<br>Char.  | Pin Description  | Power |
|-----------------------|---------------|-----|-------------------|--|-------|
| SD0<br>A20<br>PC0     | 10<br>0<br>10 | A17 | 4mA,<br>pullup-pe | SD0: Static memory data bus bit 0 A20: Static memory address bus bit 0 PC0: GPIO group C bit 0               | VDDIO |
| SD1<br>A21<br>PC1     | 10 o 10       | B16 | 4mA,<br>pullup-pe | SD1: Static memory data bus bit 1 A21: Static memory address bus bit 1 PC1: GPIO group C bit 1               | VDDIO |
| SD2<br>A22<br>PC2     | 10 0 10       | B17 | 4mA,<br>pullup-pe | SD2: Static memory data bus bit 2 A22: Static memory address bus bit 2 PC2: GPIO group C bit 2               | VDDIO |
| SD3<br>A23<br>PC3     | 10 0 10       | C16 | 4mA,<br>pullup-pe | SD3: Static memory data bus bit 3 A23: Static memory address bus bit 3 PC3: GPIO group C bit 3               | VDDIO |
| SD4<br>A24<br>PC4     | 10<br>0<br>10 | C17 | 4mA,<br>pullup-pe | SD4: Static memory data bus bit 4<br>A24: Static memory address bus bit 4<br>PC4: GPIO group C bit 4         | VDDIO |
| SD5<br>A25<br>PC5     | 10<br>0<br>10 | D15 | 4mA,<br>pullup-pe | SD5: Static memory data bus bit 5 A25: Static memory address bus bit 5 PC5: GPIO group C bit 5               | VDDIO |
| SD6<br>PC6            | 10<br>10      | D16 | 4mA,<br>pullup-pe | SD6: Static memory data bus bit 6<br>PC6: GPIO group C bit 6   | VDDIO |
| SD7<br>PC7            | 10<br>10      | D17 | 4mA,<br>pullup-pe | SD7: Static memory data bus bit 7<br>PC7: GPIO group C bit 7   | VDDIO |
| SD8<br>TSDI0<br>PC8   | 10<br>1<br>10 | J13 | 2mA,<br>pullup-pe | SD8: Static memory data bus bit 8 TSDI0: TS interface input data bus bit 0 PC8: GPIO group C bit 8           | VDDIO |
| SD9<br>TSDI1<br>PC9   | 10<br>1<br>10 | H17 | 2mA,<br>pullup-pe | SD9: Static memory data bus bit 9 TSDI1: TS interface input data bus bit 1 PC9: GPIO group C bit 9           | VDDIO |
| SD10<br>TSDI2<br>PC10 | 10<br>1<br>10 | H16 | 2mA,<br>pullup-pe | SD10: Static memory data bus bit 10<br>TSDI2: TS interface input data bus bit 2<br>PC10: GPIO group C bit 10 | VDDIO |
| SD11<br>TSDI3<br>PC11 | 10<br>1<br>10 | H15 | 2mA,<br>pullup-pe | SD11: Static memory data bus bit 11<br>TSDI3: TS interface input data bus bit 3<br>PC11: GPIO group C bit 11 | VDDIO |
| SD12<br>TSDI4<br>PC12 | 10<br>1<br>10 | H14 | 2mA,<br>pullup-pe | SD12: Static memory data bus bit 12<br>TSDI4: TS interface input data bus bit 4<br>PC12: GPIO group C bit 12 | VDDIO |



| Pin<br>Names          | Ю             | Loc | IO Cell<br>Char.  | Pin Description  | Power |
|-----------------------|---------------|-----|-------------------|--|-------|
| SD13<br>TSDI5<br>PC13 | 10<br>1<br>10 | H13 | 2mA,<br>pullup-pe | SD13: Static memory data bus bit 13<br>TSDI5: TS interface input data bus bit 5<br>PC13: GPIO group C bit 13                                   | VDDIO |
| SD14<br>TSDI6<br>PC14 | 10<br>1<br>10 | G17 | 2mA,<br>pullup-pe | SD14: Static memory data bus bit 14<br>TSDI6: TS interface input data bus bit 6<br>PC14: GPIO group C bit 14                                   | VDDIO |
| SD15<br>TSDI7<br>PC15 | 10<br>1<br>10 | G16 | 2mA,<br>pullup-pe | SD15: Static memory data bus bit 15<br>TSDI7: TS interface input data bus bit 7<br>PC15: GPIO group C bit 15                                   | VDDIO |
| A15_3<br>CL<br>PB15   | 0<br>0<br>10  | F12 | 2mA,<br>pullup-pe | A15_3: Static memory address bus bit 15 or bit 3<br>CL: NAND flash command latch<br>PB15: GPIO group B bit 15                                  | VDDIO |
| A16_4<br>AL<br>PC16   | 0<br>0<br>10  | F11 | 2mA,<br>pullup-pe | A16_4: Static memory address bus bit 16 or bit 4 AL: NAND flash address latch PC16: GPIO group C bit 16  | VDDIO |
| SA0<br>A17<br>PC17    | 000           | E15 | 2mA,<br>pullup-pe | SA0: Static memory address bus bit 0<br>A17: Static memory address bus bit 17<br>PC17: GPIO group C bit 17                                     | VDDIO |
| SA1<br>A18<br>PC18    | 0<br>0<br>10  | E14 | 2mA,<br>pullup-pe | SA1: Static memory address bus bit 1 A18: Static memory address bus bit 18 PC18: GPIO group C bit 18, sometimes output only <sup>3</sup>       | VDDIO |
| SA2<br>A19<br>PC19    | 0<br>0<br>10  | E12 | 2mA,<br>pullup-pe | SA2: Static memory address bus bit 2<br>A19: Static memory address bus bit 19<br>PC19: GPIO group C bit 19, sometimes output only <sup>3</sup> | VDDIO |
| WAIT_<br>PC20         | I<br>10       | R15 | 2mA,<br>pullup-pe | WAIT_: Slow static memory/device wait signal PC20: GPIO group C bit 20   | VDDIO |
| CS1_<br>PC21          | 0<br>10       | G15 | 2mA,<br>pullup-pe | CS1_: Static memory chip select 1 PC21: GPIO group C bit 21  | VDDIO |
| CS2_<br>PC22          | 0<br>10       | G14 | 2mA,<br>pullup-pe | CS2_: Static memory chip select 2<br>PC22: GPIO group C bit 22   | VDDIO |
| CS3_<br>PC23          | 0<br>10       | G13 | 2mA,<br>pullup-pe | CS3_: Static memory chip select 3<br>PC23: GPIO group C bit 23   | VDDIO |
| CS4_<br>PC24          | 0<br>10       | F16 | 2mA,<br>pullup-pe | CS4_: Static memory chip select 4<br>PC24: GPIO group C bit 24   | VDDIO |
| RD_<br>PC25           | 0 0           | F15 | 2mA,<br>pullup-pe | RD_: Static memory read strobe<br>PC25: GPIO group C bit 25  | VDDIO |
| WR_<br>PC26           | 00            | F14 | 2mA,<br>pullup-pe | WR_: Static memory write strobe<br>PC26: GPIO group C bit 26   | VDDIO |
| PC27 (FRB)            | Ю             | F13 | 2mA,<br>pullup-pe | PC27: GPIO group C bit 27. If NAND flash is used, it should connect to NAND FRB (NAND flash ready/busy)  | VDDIO |
| FRE_<br>PC28          | 00            | E17 | 2mA,<br>pullup-pe | FRE_: NAND flash read enable<br>PC28: GPIO group C bit 28  | VDDIO |
| FWE_<br>PC29          | 0<br>10       | E16 | 2mA,<br>pullup-pe | FWE_: NAND flash write enable<br>PC29: GPIO group C bit 29   | VDDIO |

# Table 2-3 LCDC Pins (26; all GPIO shared: PD0~25)

| Pin<br>Names  | Ю       | Loc | IO Cell<br>Char.  | Pin Description                                       | Power |
|---------------|---------|-----|-------------------|---|-------|
| LCD_D0<br>PD0 | 0<br>10 | M7  | 4mA,<br>pullup-pe | LCD_D0: LCD data bus bit 0<br>PD0: GPIO group D bit 0 | VDDIO |
| LCD_D1<br>PD1 | 0<br>10 | M6  | 4mA,<br>pullup-pe | LCD_D1: LCD data bus bit 1<br>PD1: GPIO group D bit 1 | VDDIO |
| LCD_D2<br>PD2 | 0<br>10 | M5  | 4mA,<br>pullup-pe | LCD_D2: LCD data bus bit 2<br>PD2: GPIO group D bit 2 | VDDIO |
| LCD_D3<br>PD3 | 0<br>10 | M4  | 4mA,<br>pullup-pe | LCD_D3: LCD data bus bit 3<br>PD3: GPIO group D bit 3 | VDDIO |



| Pin<br>Names                | Ю            | Loc | IO Cell<br>Char.  | Pin Description  | Power |
|-----------------------------|--------------|-----|-------------------|--|-------|
| LCD_D4<br>PD4               | 0<br>10      | МЗ  | 4mA,<br>pullup-pe | LCD_D4: LCD data bus bit 4<br>PD4: GPIO group D bit 4  | VDDIO |
| LCD_D5<br>PD5               | 0<br>10      | M2  | 4mA,<br>pullup-pe | LCD_D5: LCD data bus bit 5<br>PD5: GPIO group D bit 5  | VDDIO |
| LCD_D6<br>PD6               | 0<br>10      | L5  | 4mA,<br>pullup-pe | LCD_D6: LCD data bus bit 6<br>PD6: GPIO group D bit 6  | VDDIO |
| LCD_D7<br>PD7               | 0<br>10      | L4  | 4mA,<br>pullup-pe | LCD_D7: LCD data bus bit 7<br>PD7: GPIO group D bit 7  | VDDIO |
| LCD_D8<br>PD8               | 0<br>10      | L3  | 4mA,<br>pullup-pe | LCD_D8: LCD data bus bit 8<br>PD8: GPIO group D bit 8  | VDDIO |
| LCD_D9<br>PD9               | 0<br>10      | L2  | 4mA,<br>pullup-pe | LCD_D9: LCD data bus bit 9<br>PD9: GPIO group D bit 9  | VDDIO |
| LCD_D10<br>PD10             | 0<br>10      | L1  | 4mA,<br>pullup-pe | LCD_D10: LCD data bus bit 10<br>PD10: GPIO group D bit 10  | VDDIO |
| LCD_D11<br>PD11             | 0<br>10      | K5  | 4mA,<br>pullup-pe | LCD_D11: LCD data bus bit 11<br>PD11: GPIO group D bit 11  | VDDIO |
| LCD_D12<br>PD12             | 0<br>10      | K4  | 4mA,<br>pullup-pe | LCD_D12: LCD data bus bit 12<br>PD12: GPIO group D bit 12  | VDDIO |
| LCD_D13<br>PD13             | 0<br>10      | КЗ  | 4mA,<br>pullup-pe | LCD_D13: LCD data bus bit 13<br>PD13: GPIO group D bit 13  | VDDIO |
| LCD_D14<br>PD14             | 0<br>10      | J5  | 4mA,<br>pullup-pe | LCD_D14: LCD data bus bit 14<br>PD14: GPIO group D bit 14  | VDDIO |
| LCD_D15<br>PD15             | 0<br>10      | J4  | 4mA,<br>pullup-pe | LCD_D15: LCD data bus bit 15<br>PD15: GPIO group D bit 15  | VDDIO |
| LCD_D16<br>PD16             | 0<br>10      | J3  | 4mA,<br>pullup-pe | LCD_D16: LCD data bus bit 16<br>PD16: GPIO group D bit 16  | VDDIO |
| LCD_D17<br>PD17             | 0<br>10      | НЗ  | 4mA,<br>pullup-pe | LCD_D17: LCD data bus bit 17<br>PD17: GPIO group D bit 17  | VDDIO |
| LCD_PCLK<br>PD18            | 10<br>10     | K2  | 8mA,<br>pullup-pe | LCD_PCLK: LCD pixel clock<br>PD18: GPIO group D bit 18   | VDDIO |
| LCD_HSYN<br>PD19            | 10<br>10     | K1  | 4mA,<br>pullup-pe | LCD_HSYN: LCD line clock/horizontal sync<br>PD19: GPIO group D bit 19  | VDDIO |
| LCD_VSYN<br>PD20            | 10<br>10     | J2  | 4mA,<br>pullup-pe | LCD_VSYN: LCD frame clock/vertical sync<br>PD20: GPIO group D bit 20   | VDDIO |
| LCD_DE<br>PD21              | 0<br>10      | H2  | 4mA,<br>pullup-pe | LCD_DE: STN AC bias drive/non-STN data enable PD21: GPIO group D bit 21  | VDDIO |
| LCD_CLS<br>LCD_D_R1<br>PD22 | 0 0 0        | H1  | 4mA,<br>pullup-pe | LCD_CLS: LCD CLS output<br>LCD_D_R1: Red data bit 1, used in 24-bit data bus<br>PD22: GPIO group D bit 22                  | VDDIO |
| LCD_SPL<br>LCD_D_G0<br>PD23 | 0<br>0<br>0  | G1  | 4mA,<br>pullup-pe | LCD_SPL: LCD SPL output<br>LCD_D_G0: Green data bit 0, used in 24-bit data bus<br>PD23: GPIO group D bit 23                | VDDIO |
| LCD_PS<br>LCD_D_G1<br>PD24  | 0<br>0<br>10 | H5  | 4mA,<br>pullup-pe | LCD_PS: LCD PS output for special TFT<br>LCD_D_G1: Green data bit 1, used in 24-bit data bus<br>PD24: GPIO group D bit 24  | VDDIO |
| LCD_REV<br>LCD_D_B1<br>PD25 | 0<br>0<br>10 | H4  | 4mA,<br>pullup-pe | LCD_REV: LCD REV output for special TFT<br>LCD_D_B1: Blue data bit 1, used in 24-bit data bus<br>PD25: GPIO group D bit 25 | VDDIO |

Table 2-4 CIM Pins (12; all GPIO shared: PE0~11)

| Pin<br>Names  | Ю   | Loc  | IO Cell<br>Char. | Pin Description   | Power |
|---------------|-----|------|------------------|---|-------|
| CIM_D0<br>PE0 | 0 – | 1116 |                  | CIM_D0: CIM data input bit 0<br>PE0: GPIO group E bit 0 | VDDIO |
| CIM_D1        | I   | T16  | 2mA,             | CIM_D1: CIM data input bit 1                            | VDDIO |



| Pin<br>Names     | Ю       | Loc | IO Cell<br>Char.  | Pin Description  | Power |
|------------------|---------|-----|-------------------|--|-------|
| PE1              | Ю       |     | pullup-pe         | PE1: GPIO group E bit 1                                    |       |
| CIM_D2<br>PE2    | -<br>Ю  | R17 | 2mA,<br>pullup-pe | CIM_D2: CIM data input bit 2<br>PE2: GPIO group E bit 2    | VDDIO |
| CIM_D3<br>PE3    | 10      | R16 | 2mA,<br>pullup-pe | CIM_D3: CIM data input bit 3<br>PE3: GPIO group E bit 3    | VDDIO |
| CIM_D4<br>PE4    | I<br>IO | P16 | 2mA,<br>pullup-pe | CIM_D4: CIM data input bit 4<br>PE4: GPIO group E bit 4    | VDDIO |
| CIM_D5<br>PE5    | I<br>10 | N16 | 2mA,<br>pullup-pe | CIM_D5: CIM data input bit 5<br>PE5: GPIO group E bit 5    | VDDIO |
| CIM_D6<br>PE6    | I<br>IO | P15 | 2mA,<br>pullup-pe | CIM_D6: CIM data input bit 6<br>PE6: GPIO group E bit 6    | VDDIO |
| CIM_D7<br>PE7    | I<br>IO | N15 | 2mA,<br>pullup-pe | CIM_D7: CIM data input bit 7<br>PE7: GPIO group E bit 7    | VDDIO |
| CIM_MCLK<br>PE8  | 0<br>10 | N17 | 4mA,<br>pullup-pe | CIM_MCLK: CIM master clock output PE8: GPIO group E bit 8  | VDDIO |
| CIM_PCLK<br>PE9  | I<br>IO | P17 | 2mA,<br>pullup-pe | CIM_PCLK: CIM pixel clock input<br>PE9: GPIO group E bit 9 | VDDIO |
| CIM_VSYN<br>PE10 | I<br>10 | U17 | 2mA,<br>pullup-pe | CIM_VSYN: CIM VSYNC input<br>PE10: GPIO group E bit 10     | VDDIO |
| CIM_HSYN<br>PE11 | I<br>IO | T17 | 2mA,<br>pullup-pe | CIM_HSYN: CIM HSYNC input<br>PE11: GPIO group E bit 11     | VDDIO |



#### 2.4.2 Pin for serial interfaces

Table 2-5 MSC (MMC/SD) 0/1, Ext. DMA, UART 0 Pins (16; all GPIO shared: PF0~15)

| Pin<br>Names                | Ю             | Loc | IO Cell<br>Char.  | Pin Description  | Power |
|-----------------------------|---------------|-----|-------------------|--|-------|
| MSC0_D0<br>PF0              | 10<br>10      | M13 | 4mA,<br>pullup-pe | MSC0_D0: MSC (MMC/SD) 0 data bit 0<br>PF0: GPIO group F bit 0  | VDDIO |
| MSC0_D1<br>PF1              | 10<br>10      | L17 | 4mA,<br>pullup-pe | MSC0_D1: MSC (MMC/SD) 0 data bit 1<br>PF1: GPIO group F bit 1  | VDDIO |
| MSC0_D2<br>DREQ<br>PF2      | 10<br>10      | L16 | 4mA,<br>pullup-pe | MSC0_D2: MSC (MMC/SD) 0 data bit 2 DREQ: External DMA request input PF2: GPIO group F bit 2          | VDDIO |
| MSC0_D3<br>DACK<br>PF3      | 10<br>0<br>10 | L15 | 4mA,<br>pullup-pe | MSC0_D3: MSC (MMC/SD) 0 data bit 3 DACK: External DMA acknowledge output PF3: GPIO group F bit 3     | VDDIO |
| MSC0_D4<br>UART0_RxD<br>PF4 | 10<br>1<br>10 | L14 | 4mA,<br>pullup-pe | MSC0_D4: MSC (MMC/SD) 0 data bit 4 UART0_RxD: UART 0 Receiving data PF4: GPIO group F bit 4          | VDDIO |
| MSC0_D5<br>UART0_TxD<br>PF5 | 10<br>0<br>10 | L13 | 4mA,<br>pullup-pe | MSC0_D5: MSC (MMC/SD) 0 data bit 5<br>UART0_TxD: UART 0 transmitting data<br>PF5: GPIO group F bit 5 | VDDIO |
| MSC0_D6<br>UART0_CTS<br>PF6 | 10<br>1<br>10 | K17 | 4mA,<br>pullup-pe | MSC0_D6: MSC (MMC/SD) 0 data bit 6 UART0_CTS_: UART 0 CTS_ input PF6: GPIO group F bit 6             | VDDIO |
| MSC0_D7<br>UART0_RTS<br>PF7 | 10<br>0<br>10 | K16 | 4mA,<br>pullup-pe | MSC0_D7: MSC (MMC/SD) 0 data bit 7 UART0_RTS_: UART 0 RTS_ output PF7: GPIO group F bit 7            | VDDIO |
| MSC0_CLK<br>PF8             | 0<br>10       | K15 | 4mA,<br>pullup-pe | MSC0_CLK: MSC (MMC/SD) 0 clock output<br>PF8: GPIO group F bit 8                                     | VDDIO |
| MSC0_CMD<br>PF9             | 10<br>10      | K14 | 4mA,<br>pullup-pe | MSC0_CMD: MSC (MMC/SD) 0 command<br>PF9: GPIO group F bit 9  | VDDIO |
| MSC1_D0<br>PF10             | 10<br>10      | E7  | 4mA,<br>pullup-pe | MSC1_D0: MSC (MMC/SD) 1 data bit 0<br>PF10: GPIO group F bit 10                                      | VDDIO |
| MSC1_D1<br>PF11             | 10<br>10      | E6  | 4mA,<br>pullup-pe | MSC1_D1: MSC (MMC/SD) 1 data bit 1<br>PF11: GPIO group F bit 11                                      | VDDIO |
| MSC1_D2<br>PF12             | 10<br>10      | D7  | 4mA,<br>pullup-pe | MSC1_D2: MSC (MMC/SD) 1 data bit 2<br>PF12: GPIO group F bit 12                                      | VDDIO |
| MSC1_D3<br>PF13             | 10<br>10      | D6  | 4mA,<br>pullup-pe | MSC1_D3: MSC (MMC/SD) 1 data bit 3<br>PF13: GPIO group F bit 13                                      | VDDIO |
| MSC1_CLK<br>PF14            | 0<br>10       | E2  | 4mA,<br>pullup-pe | MSC1_CLK: MSC (MMC/SD) 1 clock output<br>PF14: GPIO group F bit 14                                   | VDDIO |
| MSC1_CMD<br>PF15            | 10<br>10      | D5  | 4mA,<br>pullup-pe | MSC1_CMD: MSC (MMC/SD) 1 command<br>PF15: GPIO group F bit 15  | VDDIO |

Table 2-6 SSI 0 Pins (6; all GPIO shared: PB26~31)

| Pin<br>Names     | Ю      | Loc | IO Cell<br>Char.  | Pin Description   | Power |
|------------------|--------|-----|-------------------|---|-------|
| SSI0_CLK<br>PB26 | 00     | N12 | 4mA,<br>pullup-pe | SSI0_CLK: SSI 0 clock output<br>PB26: GPIO group B bit 26 | VDDIO |
| SSI0_DT<br>PB27  | 00     | N10 | 4mA,<br>pullup-pe | SSI0_DT: SSI 0 data output<br>PB27: GPIO group B bit 27   | VDDIO |
| SSI0_DR<br>PB28  | I<br>Ю | N11 | 4mA,<br>pullup-pe | SSI0_DR: SSI 0 data input<br>PB28: GPIO group B bit 28    | VDDIO |



| Pin<br>Names      | Ю       | Loc | IO Cell<br>Char.  | Pin Description  | Power |
|-------------------|---------|-----|-------------------|--|-------|
| SSI0_CE0_<br>PB29 | 0<br>10 | M8  | 4mA,<br>pullup-pe | SSI0_CE0_: SSI 0 chip enable 0<br>PB29: GPIO group B bit 29              | VDDIO |
| SSI0_GPC<br>PB30  | 0<br>10 | М9  | 4mA,<br>pullup-pe | SSI0_GPC: SSI 0 general-purpose control signal PB30: GPIO group B bit 30 | VDDIO |
| SSI0_CE1_<br>PB31 | 0<br>10 | M10 | 4mA,<br>pullup-pe | SSI0_CE1_: SSI 0 chip enable 1<br>PB31: GPIO group B bit 31              | VDDIO |

# Table 2-7 SSI 1, Pins (5; all GPIO shared: PD26~30)

| Pin<br>Names      | Ю       | Loc | IO Cell<br>Char.  | Pin Description   | Power |
|-------------------|---------|-----|-------------------|---|-------|
| SSI1_CLK<br>PD26  | 0<br>10 | F2  | 4mA,<br>pullup-pe | SSI1_CLK: SSI 1 clock output<br>PD26: GPIO group D bit 26   | VDDIO |
| SSI1_DT<br>PD27   | 0<br>10 | E4  | 4mA,<br>pullup-pe | SSI1_DT: SSI 1 data output<br>PD27: GPIO group D bit 27     | VDDIO |
| SSI1_DR<br>PD28   | I<br>IO | F5  | 4mA,<br>pullup-pe | SSI1_DR: SSI 1 data input<br>PD28: GPIO group D bit 28      | VDDIO |
| SSI1_CE0_<br>PD29 | 0<br>10 | F3  | 4mA,<br>pullup-pe | SSI1_CE0_: SSI 1 chip enable 0<br>PD29: GPIO group D bit 29 | VDDIO |
| SSI1_CE1_<br>PD30 | 0<br>10 | F4  | 4mA,<br>pullup-pe | SSI1_CE1_: SSI 1 chip enable 1<br>PD30: GPIO group D bit 30 | VDDIO |

#### Table 2-8 I2C Pins (2; all GPIO shared: PE12~13)

| Pin<br>Names    | Ю        | Loc | IO Cell<br>Char.  | Pin Description  | Power |
|-----------------|----------|-----|-------------------|--|-------|
| I2C_SDA<br>PE12 | 10<br>10 | U1  | 4mA,<br>pullup-pe | I2C_SDA: I2C serial data PE12: GPIO group E bit 12     | VDDIO |
| I2C_SCK<br>PE13 | 10<br>10 | T1  | 4mA,<br>pullup-pe | I2C_SCK: I2C serial clock<br>PE13: GPIO group E bit 13 | VDDIO |

# Table 2-9 UART 1/2, PCM, WIRE1, AIC and TCU/PWM Pins (12; all GPIO shared: PE16~27)

| Pin<br>Names            | Ю               | Loc | IO Cell<br>Char.  | Pin Description   | Power |
|-------------------------|-----------------|-----|-------------------|---|-------|
| UART1_RxD<br>PE16       | I<br>10         | R3  | 2mA,<br>pullup-pe | UART1_RxD: UART 1 Receiving data PE16: GPIO group E bit 16  | VDDIO |
| UART1_TxD<br>PE17       | 00              | R2  | 2mA,<br>pullup-pe | UART1_TxD: UART 1 transmitting data PE17: GPIO group E bit 17   | VDDIO |
| UART1_CTS PCM_DIN PE18  | <br> -<br> <br> | N6  | 2mA,<br>pullup-pe | UART1_CTS_: UART 1 CTS_ input<br>PCM_DIN: PCM data input<br>PE18: GPIO group E bit 18                         | VDDIO |
| UART1_RTS PCM_DOUT PE19 | 000             | P5  | 2mA,<br>pullup-pe | UART1_RTS_: UART 1 RTS_ output PCM_DOUT: PCM data output PE19: GPIO group E bit 19                            | VDDIO |
| PWM0<br>PCM_CLK<br>PE20 | 0<br>10<br>10   | N7  | 2mA,<br>pullup-pe | PWM0: PWM 0 output PCM_CLK: PCM clock PE20: GPIO group E bit 20   | VDDIO |
| PWM1<br>PCM_SYN<br>PE21 | 0<br>10<br>10   | N8  | 2mA,<br>pullup-pe | PWM1: PWM 1 output. This PWM can run in sleep mode in RTCLK clock PCM_SYN: PCM sync PE21: GPIO group E bit 21 | VDDIO |



| Pin<br>Names               | Ю                   | Loc | IO Cell<br>Char.  | Pin Description   | Power |
|----------------------------|---------------------|-----|-------------------|---|-------|
| PWM2<br>SCLK_RSTN<br>PE22  | 0<br>0<br>10        | N14 | 2mA,<br>pullup-pe | PWM2: PWM 2 output. This PWM can run in sleep mode in RTCLK clock SCLK_RSTN: I2S system clock output or AC97 reset output PE22: GPIO group E bit 22 | VDDIO |
| PWM3<br>BCLK<br>PE23       | 0<br>10<br>10       | M14 | 2mA,<br>pullup-pe | PWM3: PWM 3 output<br>BCLK: AC97/I2S bit clock<br>PE23: GPIO group E bit 23   | VDDIO |
| PWM4<br>SYNC<br>PE24       | 0<br>10<br>10       | M15 | 2mA,<br>pullup-pe | PWM4: PWM 6 output<br>SYNC: AC97 frame SYNC or I2S Left/Right<br>PE24: GPIO group E bit 24  | VDDIO |
| PWM5<br>OWI<br>PE25        | 0 0 0               | M16 | 2mA,<br>pullup-pe | PWM5: PWM 7 output OWI: One wire interface PE25: GPIO group E bit 25  | VDDIO |
| SDATO<br>UART2_TxD<br>PE26 | 0<br>0<br>10        | M12 | 2mA,<br>pullup-pe | SDATO: AC97/I2S serial data output<br>UART2_TxD: UART 2 transmitting data<br>PE26: GPIO group E bit 26  | VDDIO |
| SDATI<br>UART2_RxD<br>PE27 | <br> <br> <br> <br> | M11 | 2mA,<br>pullup-pe | SDATI: AC97/I2S serial data input<br>UART2_RxD: UART 2 Receiving data<br>PE27: GPIO group E bit 27  | VDDIO |

# Table 2-10 UART 3 Pins (4; all GPIO shared: PF16~19)

| Pin<br>Names                       | Ю            | Loc | IO Cell<br>Char.  | Pin Description   | Power |
|------------------------------------|--------------|-----|-------------------|---|-------|
| UART3_RxD<br>PF16                  | I<br>IO      | G2  | 2mA,<br>pullup-pe | UART3_RxD: UART 3 Receiving data PF16: GPIO group F bit 16  | VDDIO |
| UART3_TxD<br>PF17                  | 0<br>10      | G3  | 2mA,<br>pullup-pe | UART3_TxD: UART 3 transmitting data PF17: GPIO group F bit 17   | VDDIO |
| UART3_CTS<br>_<br>LCD_D_R0<br>PF18 | 1<br>0<br>10 | G4  | 4mA,<br>pullup-pe | UART3_CTS_: UART 3 CTS_ input<br>LCD_D_R0: Red data bit 0, used in 24-bit data bus<br>PF18: GPIO group F bit 18   | VDDIO |
| UART3_RTS<br>LCD_D_B0<br>PF19      | 0<br>0<br>10 | G5  | 4mA,<br>pullup-pe | UART3_RTS_: UART 3 RTS_ output<br>LCD_D_B0: Blue data bit 0, used in 24-bit data bus<br>PF19: GPIO group F bit 19 | VDDIO |

# Table 2-11 TSSI Control Pins (4; all GPIO shared: PF20~23)

| Pin<br>Names   | Ю       | Loc | IO Cell<br>Char.  | Pin Description  | Power |
|----------------|---------|-----|-------------------|--|-------|
| TSCLK<br>PF20  | I<br>10 | K13 | 2mA,<br>pullup-pe | TSCLK: TS interface clock input<br>PF20: GPIO group F bit 20                 | VDDIO |
| TSSTR<br>PF21  | I<br>10 | J16 | 2mA,<br>pullup-pe | TSSTR: TS interface frame start input PF21: GPIO group F bit 21              | VDDIO |
| TSFRM<br>PF22  | I<br>10 | J15 | 2mA,<br>pullup-pe | TSFRM: TS interface frame valid input PF22: GPIO group F bit 22              | VDDIO |
| TSFAIL<br>PF23 | I<br>10 | J14 | 2mA,<br>pullup-pe | TSFAIL: TS interface error package indicator input PF23: GPIO group F bit 23 | VDDIO |



# 2.4.3 Pin for system/misc/UART2

# Table 2-12 JTAG/UART Pins (5)

| Pin<br>Names          | Ю  | Loc | IO Cell<br>Char.                    | Pin Description   | Power |
|-----------------------|----|-----|-------------------------------------|---|-------|
| TRST_                 | I  | P10 | Schmitt,<br>pull-down               | TRST_: JTAG reset   | VDDIO |
| TCK<br>UART2_RTS<br>- | 0  | P13 | 2mA,<br>Schmitt,<br>pulldown-<br>pe | TCK: JTAG clock UART2_RTS_: UART 2 RTS_ output, PE31 is used to select between JTAG and UART, reset to JTAG                   | VDDIO |
| TMS<br>UART2_CTS<br>- | -  | R10 | Schmitt,<br>pullup-pe               | TMS: JTAG mode select UART2_CTS_: UART 2 CTS_ input, PE31 is used to select between JTAG and UART, reset to JTAG              | VDDIO |
| TDI<br>UART2_RxD      | -  | P9  | Schmitt,<br>pullup-pe               | TDI: JTAG serial data input UART2_RxD: UART 2 Receiving data, PE31 is used to select between JTAG and UART, reset to JTAG     | VDDIO |
| TDO<br>UART2_TxD      | 00 | N9  | 4mA                                 | TDO: JTAG serial data output UART2_TxD: UART 2 transmitting data, PE31 is used to select between JTAG and UART, reset to JTAG | VDDIO |

# Table 2-13 System Pins (3, 2 GPIO shared: PC30~31)

| Pin<br>Names      | Ю       | Loc | IO Cell<br>Char.      | Pin Description  | Power |
|-------------------|---------|-----|-----------------------|--|-------|
| BOOT_SEL0<br>PC30 | 0       | P3  | 2mA,<br>Schmitt       | BOOT_SEL0: Boot select bit 0<br>PC30: GPIO group C bit 30, reset to BOOT_SEL0                  | VDDIO |
| BOOT_SEL1<br>PC31 | I<br>10 | R4  | 2mA,<br>Schmitt       | BOOT_SEL1: Boot select bit 1 PC31: GPIO group C bit 31, reset to BOOT_SEL1, reset to BOOT_SEL1 | VDDIO |
| TEST_MODE         | I       | N4  | Schmitt,<br>pull-down | TEST_TE: Test mode. This pin must be set to low voltage in function                            | VDDIO |



# 2.4.4 Pin for analog interfaces and corresponding power/ground

**Table 2-14 Audio CODEC Pins (13)** 

| Pin<br>Names | Ю  | Loc | Pin Description                           | Power             |
|--------------|----|-----|---|-------------------|
| AOHPL        | AO | T15 | AOHPL: Left headphone out                 | $AVD_{HP}$        |
| AOHPR        | АО | U15 | AOHPR: Right headphone out                | AVD <sub>HP</sub> |
| AOHPM        | АО | R13 | HPCMO: Headphone common mode output       | $AVD_HP$          |
| AOHPMS       | Al | R14 | HPCMSI: Headphone common mode sense input | AVD <sub>HP</sub> |
| MICP         | ΑI | R12 | MICP: Microphone input                    | $AVD_{HP}$        |
| MICBIAS      | AO | R11 | MICBIAS: Microphone bias                  | AVD <sub>HP</sub> |
| AIL          | ΑI | P12 | AIL: Left line input                      | $AVD_{HP}$        |
| AIR          | ΑI | P11 | AIR: Right line input                     | $AVD_HP$          |
| VCOM         | AO | U13 | VCOM: Voltage Reference Output            | AVD <sub>HP</sub> |
| AVDHP        | Р  | T14 | AVDHP: Headphone amplifier power, 3.3V    | -                 |
| AVSHP        | Р  | T13 | AVSHP: Headphone amplifier ground         | -                 |
| AVDCDC       | Р  | U14 | AVDCDC: CODEC analog power, 3.3V          | -                 |
| AVSCDC       | Р  | T12 | AVSCDC: CODEC analog ground               | -                 |

# Table 2-15 USB device 2.0 and host 1.1 Pins (8)

| Pin<br>Names | Ю   | Loc | Pin Description  | Power              |
|--------------|-----|-----|--|--------------------|
| DP0          | AIO | T7  | DP0: USB 2.0 device data plus  | AVD <sub>USB</sub> |
| DM0          | AIO | U7  | DM0: USB 2.0 device data minus   | AVD <sub>USB</sub> |
| RREF         | AIO | P7  | RREF: External Reference for USB 2.0 device. Connect a $2.5k\Omega$ external reference resistor, with 5% tolerance to analog ground AVSUSB | AVD <sub>USB</sub> |
| VDDA         | AIO | Т9  | VDDA: For USB 2.0 device. Connect a 0.1μF capacitor to analog ground AVSUSB  | AVD <sub>USB</sub> |
| AVDUSB       | Р   | R7  | AVDUSB: USB analog power, 3.3V   | -                  |
| AVSUSB       | Р   | R8  | AVSUSB: USB analog ground  | -                  |
| DP1          | AIO | T8  | DP1: USB 1.1 host data plus  | AVD <sub>USB</sub> |
| DM1          | AIO | U8  | DM1: USB 1.1 host data minus   | AVD <sub>USB</sub> |

# Table 2-16 SAR ADC Pins (8)

| Pin<br>Names | Ю  | Loc | Pin Description   | Power      |
|--------------|----|-----|---|------------|
| XP           | ΑI | P6  | XP: Touch screen X+ input                                   | $AVD_AD$   |
| XN           | ΑI | T5  | XN: Touch screen X- input                                   | $AVD_AD$   |
| YP           | Al | U4  | YP: Touch screen Y+ input                                   | $AVD_AD$   |
| YN           | ΑI | T4  | YN: Touch screen Y- input                                   | $AVD_{AD}$ |
| PBAT/ADIN0   | Al | R6  | ADIN0: Battery voltage input or ADC general purpose input 0 | $AVD_{AD}$ |
| ADIN1        | ΑI | T6  | ADIN1: ADC general purpose input 1                          | $AVD_AD$   |
| AVDAD        | Р  | U5  | AVDAD: ADC analog power, 3.3 V                              | -          |
| AVSAD        | Р  | R5  | AVDAD: ADC analog ground                                    | -          |



# Table 2-17 Video DAC Pins (6)

| Pin<br>Names | Ю   | Loc | Pin Description   | Power             |
|--------------|-----|-----|---|-------------------|
| LUMA         | AO  | N2  | LUMA: DAC analog output for CVBS or luminance of S-Video  | $AVD_DA$          |
| CHROMA       | AO  | P2  | CHROMA: DAC analog output Chrominance of S-Video  |                   |
| AVDDA        | Р   | N1  | AVDDA: Power supply for LUMA and CHROMA output, 3.3 V (IO1:AVD33R, IO2:AVD33G, IO3:AVDD, VDWELL)                              | -                 |
| AVSDA        | Р   | N3  | AVSDA: Ground for LUMA and CHROMA output (IO1/IO2: AVS33R, AVS33G, AVSS, VSSUB)   | -                 |
| REXT         | AO  | R1  | REXT: For external resistor.<br>REXT (ohm) = VREFIN(V) * 7.31 / IOFS(A) = 1.24 * 7.31 / 34.1 * 1000                           | AVD <sub>DA</sub> |
| COMP         | AIO | P1  | MP: Compensation pin. This pin should be connected with 0.01uf ceramic cap allel with a 10uf tantalum cap to AVDDA externally |                   |

# Table 2-18 CPM Pins (4)

| Pin<br>Names | Ю  | Loc | IO Cell<br>Char.          | Pin Description                             | Power |
|--------------|----|-----|---------------------------|---|-------|
| EXCLK        | Al | T2  |                           | EXCLK: OSC input or 12/24/27MHz clock input | VDDIO |
| EXCLKO       | AO | U2  | Oscillator,<br>OSC on/off | EXCLKO: OSC output                          | VDDIO |
| VDDPLL       | Р  | U3  |                           | VDDPLL: PLL analog power, 1.8V              | -     |
| VSSPLL       | Р  | T3  |                           | VSSPLL: PLL analog ground                   | -     |

# Table 2-19 RTC Pins (6)

| Pin<br>Names  | Ю        | Loc | IO Cell<br>Char.    | Pin Description  | Power              |
|---------------|----------|-----|---------------------|--|--------------------|
| RTCLK         | Al       | T10 | 32768Hz             | RTCLK: OSC input   | VDD <sub>RTC</sub> |
| RTCLKO        | AO       | U10 | Oscillator          | RTCLKO: OSC output or 32768Hz clock input  | VDD <sub>RTC</sub> |
| PWRON_        | AO       | P8  | ~2mA,<br>open-drain | PWRON_: Power on/off control of main power   | VDD <sub>RTC</sub> |
| WKUP_<br>PE30 | AI<br>AI | T11 | Schmitt             | WKUP_: Wake signal after main power down PE30: GPIO group E bit 30, input/interrupt only | VDD <sub>RTC</sub> |
| PPRST_        | Al       | U11 | Schmitt             | PPRST_: RTC power on reset and RESET-KEY reset input                                     | VDD <sub>RTC</sub> |
| VDDRTC        | Р        | R9  |                     | VDDRTC: 3.3V power for RTC and hibernating mode controlling that never power down        | -                  |



#### 2.4.5 Pin for IO and core power/ground

Table 2-20 IO/Core power supplies (27)

| Pin<br>Names | Ю | Loc                    | Pin Description                    | Power |
|--------------|---|------------------------|------------------------------------|-------|
| VDDIO        | Р | K7 K8 L8               | VDDIO: IO digital power, 3.3V      | -     |
| VDDIOL       | Р | F8 F9 G8 H7 J7         | VDDIO: IO digital power, 1.8V~3.3V | -     |
| VSSIO        | Р | F7 F10 G9 H8 J6 J8 L9  | VSSIO: IO digital ground           | -     |
| VDDCORE      | Р | H9 H10 J10 J12 K10 K11 | VDDCORE: CORE digital power, 1.8V  | -     |
| VSSCORE      | Р | G10 H11 J9 J11 K9 L10  | VSSCORE: CORE digital ground       | -     |

#### NOTES:

- 1 The meaning of phases in IO cell characteristics are:
  - a 2/4/8/12mA out: The IO cell's output driving strength is about 2/4/8/12Ma.
  - b Pull-up: The IO cell contains a pull-up resistor.
  - c Pull-down: The IO cell contains a pull-down resistor.
  - d Pullup-pe: The IO cell contains a pull-up resistor and the pull-up resistor can be enabled or disabled by setting corresponding register.
  - e Schmitt: The IO cell is Schmitt trig input.
- 2 For any GPIO shared pin except WAIT\_/PC27 and CKO/PB24, the reset state is GPIO input with internal pull-up. The WAIT\_/PC27 and CKO/PB24 are initialed to WAIT\_ and CKO functions with internal pull-up.
- 3 PC18/PC19 are sometimes used to decide the EXCLK frequency for USB boot. In this case they should be used as output only GPIO. Resisters may need to pull up/down these pins to tell which EXCLK is. Please reference to 3.5.3 for the details.



# **3 Electrical Specifications**

# 3.1 Absolute Maximum Ratings

The absolute maximum ratings for the processors are listed in Table 3-1. Do not exceed these parameters or the part may be damaged permanently. Operation at absolute maximum ratings is not guaranteed.

**Table 3-1 Absolute Maximum Ratings** 

| Parameter  | Min  | Max  | Unit |
|--|------|------|------|
| Storage Temperature  | -65  | 150  | °C   |
| Operation Temperature  | -40  | 125  | °C   |
| VDDIO power supplies voltage   | -0.5 | 4.6  | V    |
| VDDIOL power supplies voltage  | -0.5 | 4.6  | V    |
| AVDUSB power supplies voltage  | -0.3 | 3.9  | V    |
| AVDCDC power supplies voltage  | -0.3 | 4.0  | V    |
| AVDHP power supplies voltage   | -0.3 | 4.0  | V    |
| AVDAD power supplies voltage   | -0.3 | 4.0  | V    |
| AVDDA power supplies voltage   | -0.3 | 4.0  | V    |
| VDDRTC power supplies voltage  | -0.3 | 4.0  | V    |
| VDDcore power supplies voltage   | -0.2 | 2.2  | V    |
| VDDPLL power supplies voltage  | -0.5 | 2.5  | V    |
| Input voltage to VDDIO supplied non-supply pins  | -0.5 | 4.6  | V    |
| Input voltage to VDDIOL supplied non-supply pins   | -0.5 | 4.6  | V    |
| Input voltage to AVDUSB supplied non-supply pins   | -0.5 | 5.0  | V    |
| Input voltage to AVDAD supplied non-supply pins except PBAT  | -0.5 | 4.0  | V    |
| Input voltage to AVDDA supplied non-supply pins  | -0.5 | 4.0  | V    |
| Input voltage of PBAT  | -0.5 | 6.0  | V    |
| Input voltage to AVDCDC supplied non-supply pins   | -0.5 | 4.0  | V    |
| Input voltage to VDDRTC supplied non-supply pins   | -0.5 | 4.0  | V    |
| Output voltage from VDDIO supplied non-supply pins   | -0.5 | 4.6  | V    |
| Output voltage from VDDIOL supplied non-supply pins  | -0.5 | 4.6  | V    |
| Output voltage from AVDUSB supplied non-supply pins  | -0.5 | 5.0  | V    |
| Output voltage from AVDAD supplied non-supply pins   | -0.5 | 4.0  | V    |
| Output voltage from AVDDA supplied non-supply pins   | -0.5 | 4.0  | V    |
| Output voltage from AVDCDC supplied non-supply pins  | -0.5 | 4.0  | V    |
| Output voltage from VDDRTC supplied non-supply pins  | -0.5 | 4.0  | V    |
| Maximum ESD stress voltage, Human Body Model; Any pin to any supply pin, either polarity, or Any pin to all non-supply pins together, either polarity. Three stresses maximum. |      | 2000 | V    |



# 3.2 Recommended operating conditions

Table 3-2 Recommended operating conditions for power supplies

| Symbol            | Description           | Min  | Typical | Max  | Unit |
|-------------------|-----------------------|------|---------|------|------|
| V <sub>IO</sub>   | VDDIO voltage         | 2.97 | 3.3     | 3.63 | V    |
|                   |                       |      | 1.8     |      |      |
| $V_{IOL}$         | VDDIOL voltage        | 1.62 | 2.5     | 3.63 | V    |
|                   |                       |      | 3.3     |      |      |
| $V_{USB}$         | AVDUSB voltage        | 3.0  | 3.3     | 3.6  | V    |
| $V_{CDC}$         | AVDCDC voltage        | 3.0  | 3.3     | 3.6  | V    |
| $V_{HP}$          | AVDHP voltage         | 3.0  | 3.3     | 3.6  | V    |
| $V_{ADC}$         | AVDAD voltage         | 3.0  | 3.3     | 3.6  | V    |
| $V_{DAC}$         | AVDDA voltage         | 3.0  | 3.3     | 3.6  | V    |
| $V_{RTC}$         | VDDRTC voltage        | 3.0  | 3.3     | 3.6  | V    |
| V <sub>CORE</sub> | VDDcore voltage       | 1.62 | 1.8     | 1.98 | V    |
| V <sub>PLL</sub>  | VDDPLL analog voltage | 1.62 | 1.8     | 1.98 | V    |

Table 3-3 Recommended operating conditions for VDDIO and VDDIOL@3.3V supplied pins

| Symbol                | Parameter          | Min  | Typical | Max | Unit |
|-----------------------|--------------------|------|---------|-----|------|
| V <sub>IH-IO</sub>    | Input high voltage | 2.0  |         | 3.6 | ٧    |
| $V_{\text{IL-IO}}$    | Input low voltage  | -0.3 |         | 8.0 | ٧    |
| V <sub>IH-IOL33</sub> | Input high voltage | 2.0  |         | 3.6 | ٧    |
| V <sub>IL-IOL33</sub> | Input low voltage  | -0.3 |         | 8.0 | ٧    |

Table 3-4 Recommended operating conditions for VDDIOL@1.8V supplied pins

| Symbol                | Parameter          | Min  | Typical | Max  | Unit     |
|-----------------------|--------------------|------|---------|------|----------|
| V <sub>IH-IOL18</sub> | Input high voltage | 1.17 | 1.8     | 2.1  | <b>V</b> |
| V <sub>IL-IOL18</sub> | Input low voltage  | -0.3 |         | 0.63 | ٧        |

Table 3-5 Recommended operating conditions for USB 2.0 Device DP/DM pins

| Symbol            | Description                                     | Min | Typical | Max       | Unit |
|-------------------|---|-----|---------|-----------|------|
| $V_{I\text{-}UF}$ | Input voltage range for full speed applications | 0   |         | $V_{USB}$ | V    |
| $V_{I-UH}$        | Input voltage range for high speed applications | 120 |         | 400       | mV   |

Table 3-6 Recommended operating conditions for USB 1.1 Host pins

| Symbol             | Description         | Min | Typical | Max       | Unit |
|--------------------|---------------------|-----|---------|-----------|------|
| V <sub>I-U11</sub> | Input voltage range | 0   |         | $V_{USB}$ | V    |



# Table 3-7 Recommended operating conditions for ADC pins

| Symbol               | Description                                  | Min | Typical | Max       | Unit |
|----------------------|--|-----|---------|-----------|------|
| V <sub>I-PBAT1</sub> | PBAT input voltage range when measuring low  | 0   |         | 2.5       | V    |
|                      | voltage battery                              | "   |         | 2.5       | V    |
|                      | PBAT input voltage range when measuring high | 0   | 0       | 5         | W    |
| V <sub>I-PBAT2</sub> | voltage battery                              | U   |         | 5         | V    |
| V <sub>I-ADIN1</sub> | ADIN1 input low voltage range                | 0   |         | $V_{ADC}$ | V    |
| V <sub>I-TSC</sub>   | XN/XP/YN/YP input voltage range              | 0   |         | $V_{ADC}$ |      |

# Table 3-8 Recommended operating conditions for AVDCDC supplied pins

| Symbol               | Parameter           | Min | Typical | Max       | Unit |
|----------------------|---------------------|-----|---------|-----------|------|
| V <sub>ILH-CDC</sub> | Input voltage range | 0   |         | $V_{CDC}$ | V    |

# Table 3-9 Recommended operating conditions for VDDRTC supplied pins

| Symbol              | Parameter          | Min  | Typical | Max | Unit |
|---------------------|--------------------|------|---------|-----|------|
| V <sub>IH-RTC</sub> | Input high voltage | 2.0  |         | 3.6 | V    |
| V <sub>IL-RTC</sub> | Input low voltage  | -0.3 |         | 0.8 | V    |

#### Table 3-10 Recommended operating conditions for others

| Symbol         | Description         | Min | Typical | Max | Unit |
|----------------|---------------------|-----|---------|-----|------|
| T <sub>A</sub> | Ambient temperature | 0   |         | 85  | °C   |



# 3.3 DC Specifications

The DC characteristics for each pin include input-sense levels and output-drive levels and currents. These parameters can be used to determine maximum DC loading, and also to determine maximum transition times for a given load. All DC specification values are valid for the entire temperature range of the device.

Table 3-11 DC characteristics for VDDIO and VDDIOL@3.3V supplied pins

| Symbol             | Parameter   |      | Min  | Typical | Max  | Unit |
|--------------------|---|------|------|---------|------|------|
| V <sub>T</sub>     | Threshold point                                       |      | 1.46 | 1.59    | 1.75 | V    |
| V <sub>T+</sub>    | Schmitt trig low to high threshold point              |      | 1.44 | 1.50    | 1.56 | V    |
| V <sub>T-</sub>    | Schmitt trig high to low threshold point              |      | 0.88 | 0.94    | 0.99 | V    |
| I <u>L</u>         | Input Leakage Current                                 |      |      |         | ±10  | μA   |
| I <sub>OZ-IO</sub> | Tri-State output leakage current                      |      |      |         | ±10  | μA   |
| R <sub>PU</sub>    | Pull-up Resistor                                      |      | 50   | 65      | 100  | kΩ   |
| R <sub>PD</sub>    | Pull-down Resistor                                    |      | 40   | 56      | 107  | kΩ   |
| C <sub>IO</sub>    | Capacitance of the pins                               |      | 4    | 5       | 10   | pF   |
| V <sub>OL-IO</sub> | Output low voltage @I <sub>OL-IO</sub> =2, 4, 8, 12mA |      |      |         | 0.4  | V    |
| V <sub>OH-IO</sub> | Output high voltage @I <sub>OH-IO</sub> =2, 4, 8, 12r | nA   | 2.4  |         |      | V    |
|                    |   | 2mA  | 2.2  | 3.7     | 4.6  | mA   |
|                    | Low level output current                              | 4mA  | 4.4  | 7.4     | 9.2  | mA   |
| I <sub>OL-IO</sub> | @ V <sub>OL-IO</sub> = 0.4V for cells of              | 8mA  | 8.9  | 14.7    | 18.4 | mA   |
|                    |   | 12mA | 13.3 | 22.1    | 27.5 | mA   |
|                    |   | 2mA  | 2.5  | 5.1     | 7.9  | mA   |
| I <sub>OH-IO</sub> | High level output current                             | 4mA  | 5.0  | 10.2    | 15.9 | mA   |
|                    | @ V <sub>OH-IO</sub> = 2.4V for cells of              | 8mA  | 10.0 | 20.4    | 31.7 | mA   |
|                    |   | 12mA | 15.0 | 30.6    | 47.6 | mA   |

Table 3-12 DC characteristics for VDDIOL@1.8V supplied pins

| Symbol             | Parameter  |     | Min  | Typical | Max  | Unit |
|--------------------|--|-----|------|---------|------|------|
| V <sub>T</sub>     | Threshold point  |     | 0.87 | 0.92    | 0.98 | V    |
| $V_{T+}$           | Schmitt trig low to high threshold point               |     | 0.95 | 0.99    | 1.00 | V    |
| V <sub>T-</sub>    | Schmitt trig high to low threshold point               |     | 0.56 | 0.58    | 0.60 | V    |
| IL                 | Input Leakage Current                                  |     |      |         | ±10  | μA   |
| I <sub>OZ-IO</sub> | Tri-State output leakage current                       |     |      |         | ±10  | μA   |
| R <sub>PU</sub>    | Pull-up Resistor                                       |     | 94   | 148     | 261  | kΩ   |
| R <sub>PD</sub>    | Pull-down Resistor                                     |     | 77   | 135     | 312  | kΩ   |
| C <sub>IO</sub>    | Capacitance of the pins                                |     | 4    | 5       | 10   | pF   |
| V <sub>OL-IO</sub> | Output low voltage @I <sub>OL-IO</sub> =2, 4, 8, 12mA  |     |      |         | 0.45 | V    |
| V <sub>OH-IO</sub> | Output high voltage @I <sub>OH-IO</sub> =2, 4, 8, 12mA |     | 1.35 |         |      | V    |
| I <sub>OL-IO</sub> | Low level output current                               | 2mA | 0.9  | 1.9     | 3.0  | mA   |



|                    | @ V <sub>OL-IO</sub> = 0.45V for cells of | 4mA  | 1.8 | 3.8  | 6.0  | mA |
|--------------------|---|------|-----|------|------|----|
|                    |   | 8mA  | 3.6 | 7.6  | 12.0 | mA |
|                    |   | 12mA | 5.4 | 11.4 | 18.0 | mA |
| I <sub>OH-IO</sub> |   | 2mA  | 0.9 | 1.6  | 2.2  | mA |
|                    | High level output current                 | 4mA  | 1.8 | 3.1  | 4.5  | mA |
|                    | @ V <sub>OH-IO</sub> = 1.35V for cells of | 8mA  | 3.7 | 6.2  | 9.0  | mA |
|                    |   | 12mA | 5.5 | 9.3  | 13.4 | mA |

# Table 3-13 DC characteristics for USB 2.0 Device DP/DM pins

| Symbol              | Description         | Min | Typical | Max       | Unit |
|---------------------|---------------------|-----|---------|-----------|------|
| V <sub>OH-U20</sub> | Output high voltage | 1.5 |         | $V_{USB}$ | V    |
| V <sub>OL-U20</sub> | Output low voltage  | 0   |         | 0.4       | V    |

# Table 3-14 DC characteristics for USB 1.1 Host pins

| Symbol              | Description  | Min | Typical | Max              | Unit |
|---------------------|--|-----|---------|------------------|------|
| V <sub>O-U11</sub>  | Output voltage range                                 | 0   |         | $V_{\text{USB}}$ | V    |
| V <sub>DIS</sub>    | Differential input sensitivity                       | 0.2 |         |                  | V    |
| V <sub>CM</sub>     | Differential common mode range                       | 0.8 |         | 2.5              | V    |
| V <sub>SE</sub>     | Single ended receiver threshold                      | 0.8 |         | 2.0              | V    |
| I <sub>OZ-U11</sub> | Tri-State leakage current                            |     |         | ±10              | μΑ   |
| Z <sub>DRV</sub>    | Driver output resistance, including damping resistor | 24  |         | 44               | Ω    |
| V <sub>OL-U11</sub> | Static output low voltage                            |     |         | 0.3              | V    |
| V <sub>OH-U11</sub> | Static output high voltage                           | 2.8 |         |                  | V    |

# Table 3-15 DC characteristics for ADC pins

| Symbol              | Description                     | Min                    | Typical | Max                    | Unit |
|---------------------|---------------------------------|------------------------|---------|------------------------|------|
| V <sub>OH-ADC</sub> | XN/XP/YN/YP output high voltage | 0.9 * V <sub>ADC</sub> |         | $V_{ADC}$              | V    |
| V <sub>OL-ADC</sub> | XN/XP/YN/YP output low voltage  | 0                      |         | 0.1 * V <sub>ADC</sub> | V    |
| R <sub>BAT</sub>    | BAT input resister              |                        | 9.3     |                        | kΩ   |
| R <sub>PDADC</sub>  | Internal pull down resister     |                        | 10.4    |                        | kΩ   |

# Table 3-16 DC characteristics for VDDRTC supplied pins

| Symbol              | Parameter           | Min  | Typical | Max | Unit |
|---------------------|---------------------|------|---------|-----|------|
| V <sub>OH-RTC</sub> | Output high voltage | 2.0  |         | 3.6 | V    |
| V <sub>OL-RTC</sub> | Output low voltage  | -0.3 |         | 0.8 | V    |



# 3.4 Power Consumption Specifications

Power consumption depends on the operating frequency, operating voltage, program used which determines internal and external switching activities, external loading and even environment ambient. The typical power consumption of both dynamic and static for the JZ4750 processor are provided here.

Table 3-17 PLL (VDD<sub>PLL</sub>) Dynamic Power Consumption

| Conditions   | PLL out | Typical | Unit |
|--|---------|---------|------|
| VDDPLL = 1.8V, Temperature = room, PLL input clock = 24MHz | 240MHz  | 6       | mA   |
|  | 360MHz  | 9       | mA   |

#### Table 3-18 PLL (VDD<sub>PLL</sub>) Static Power Consumption

| Conditions  | Typical | Unit |
|---|---------|------|
| VDDPLL = 1.8V, Temperature = room, PLL is in suspend mode | 0.1     | uA   |

#### Table 3-19 RTC (VDD<sub>RTC</sub>) Dynamic Power Consumption

| Conditions  | Typical | Unit |
|---|---------|------|
| VDDRTC = 3.3V, RTCLK = 32768Hz oscillator, Temperature = room | 2       | uA   |

Table 3-20 IO (VDD<sub>IO</sub>) Dynamic Power Consumption

| Conditions   | SDRAM Clock | Typical | Unit |
|--|-------------|---------|------|
| VDDIO = VDDIOL = 3.3V, VDDcore = 1.8V,                   | 80MHz       | 14      | mA   |
| Temperature = room,                                      | OOIVII IZ   | 17      | ША   |
| 32-bit SDRAM, CIM is not run, LCD run in 480 x 272 x 60, |             |         |      |
| EXCLK = 24MHz oscillator, CPU clock is 3 times of SDRAM  | 120MHz      | 21      | mA   |
| clock, run GCC program in Linux                          |             |         |      |

**NOTE:** IO dynamic power is greatly depends on the software environment and the hardware (board and other components) environment.

Table 3-21 IO (VDD<sub>IO</sub>) Static Power Consumption

| Conditions  | Typical | Unit |
|---|---------|------|
| VDDIO = VDDIOL = 3.3V, VDDcore = 1.8V, Temperature = room,              |         |      |
| oscillator stopped,   | 0.1     | uA   |
| No input floating, the pull-up/down is in same direction as the driving |         |      |



# Table 3-22 CORE (VDD<sub>CORE</sub>) Dynamic Power Consumption

| Conditions  | CPU Clock               | Typical | Unit  |
|---|-------------------------|---------|-------|
| VDDcore = 1.8V, Temperature = room, 32-bit SDRAM, CIM | 240MHz                  | 70      | mA    |
| is not run, LCD run in 480 x 272 x 60, EXCLK = 24MHz  | 2 <del>4</del> 01VII 12 | 70      | 111/4 |
| oscillator, SDRAM clock is 1/3 of CPU clock, run GCC  | 360MHz                  | 110     | mA    |
| program in Linux                                      | 3001011 12              | 110     | IIIA  |

**NOTE:** CORE dynamic power is greatly depends on the software environment.

# Table 3-23 CORE (VDD<sub>CORE</sub>) Static Power Consumption

| Conditions   | Typical | Unit |  |
|--|---------|------|--|
| VDDcore = 1.8V, Temperature = room,                              | 150     | 150  |  |
| EXCLK oscillator stopped, all clocks exception RTCLK are stopped | 150     | uA   |  |

# Table 3-24 CODEC (AVD<sub>CDC</sub> + AVD<sub>HP</sub>) Dynamic Power Consumption

| Conditions   |                                  | Typical | Unit |
|--|----------------------------------|---------|------|
| AVDODO - AVDUD - 2 2V  | Replay all zero samples          | 8       | mA   |
| AVDCDC = AVDHP = 3.3V,                                       | Replay full scale 1k sine wave   | 43      | mA   |
| Temperature = room,  | Typical replay in full volume    | 13      | mA   |
| 220uF capacitors, 16Ωheadphone load, 48k sample rate, stereo | Typical replay in typical volume | 8       | mA   |
| 40K Sample Tate, Stereo                                      | Typical record                   | 8       | mA   |

#### Table 3-25 CODEC (AVD<sub>CDC</sub> + AVD<sub>HP</sub>) Static Power Consumption

| Conditions  |     | Unit |
|---|-----|------|
| AVDCDC = AVDHP = 3.3V, Temperature = room, CODEC is in suspend mode | 0.1 | uA   |

# Table 3-26 USB (AVD<sub>USB</sub>) Dynamic Power Consumption

| Conditions                                      | Typical | Unit |
|---|---------|------|
| USB 1.1 host is running only                    | 1.7     | mA   |
| Both USB 1.1 host and USB 2.0 device is running | 12      | mA   |

# Table 3-27 USB (AVD<sub>USB</sub>) Static Power Consumption

| Conditions  | Typical | Unit |  |
|---|---------|------|--|
| AVDUSB = 3.3V, Temperature = room,                  | 0.1     | 0.1  |  |
| USB 2.0 device and USB 1.1 host are in suspend mode |         | uA   |  |



# Table 3-28 ADC (AVD<sub>AD</sub>) Dynamic Power Consumption

| Conditions  |                  | Typical | Unit |
|---|------------------|---------|------|
| AVDAD = 3.3V, Temperature = room,                       | 3 measure / 1ms  | 4.0     | ^    |
| Resister between XP and XN, between YP and YN is        |                  | 1.9     | mA   |
| 440 $\Omega$ , pen touch in center of the touch screen, | 5 measure / 10ms | 0.0     |      |
| measure X, Y, Z values on every measurement             |                  | 0.9     | mA   |

# Table 3-29 ADC (AVD<sub>AD</sub>) Static Power Consumption

| Conditions   | Typical | Unit |
|--|---------|------|
| AVDAD = 3.3V, Temperature = room, ADC is in suspend mode | 0.1     | uA   |

# Table 3-30 DAC (AVD<sub>DA</sub>) Dynamic Power Consumption

| Conditions                                    |         |    | Unit |
|---|---------|----|------|
| AVDDA = 2.2V/ Townserstring = room DEVT = 750 | CVBS    | 40 | mA   |
| AVDDA = 3.3V, Temperature = room, REXT = 75Ω  | S-Video | 80 | mA   |

# Table 3-31 DAC (AVD<sub>DA</sub>) Static Power Consumption

| Conditions   | Typical | Unit |
|--|---------|------|
| AVDDA = 3.3V, Temperature = room, DAC is in suspend mode | 0.1     | uA   |



# 3.5 Power On, Reset and BOOT

#### 3.5.1 Power-On Timing

The external voltage regulator and other power-on devices must provide the JZ4750 processor with a specific sequence of power and resets to ensure proper operation. Figure 3-1 shows this sequence and is detailed in Table 3-32.

On the processor, it is important that the power supplies be powered up in a certain order to avoid high current situations. The required order is:

- 1 VDDRTC
- 2 VDDA: AVDCDC, AVDHP
- 3 All other 3.3V VDDs and VDDIOL (VDD33): VDDIO, VDDIOL, AVDAD, AVDDA, AVDUSB
- 4 All 1.8V VDDs (VDD18): VDDCORE, VDDPLL




Figure 3-1 Power-On Timing Diagram

**Table 3-32 Power-On Timing Parameters** 

| Symbol                | bol Parameter                         |                        | Typical | Max | Unit              |
|-----------------------|---------------------------------------|------------------------|---------|-----|-------------------|
| t <sub>R_VDDRTC</sub> | VDDRTC rise/stabilization time        | 0                      | _       | 100 | ms                |
| t <sub>D_VDD33</sub>  | Delay between VDDRTC stable and VDD33 | -t <sub>R_VDDRTC</sub> | _       | -   | ms <sup>[1]</sup> |



|                       | applies   |                          |   |     |                   |
|-----------------------|---|--------------------------|---|-----|-------------------|
| t <sub>R_VDD33</sub>  | VDD33 rise/stabilization time   | 0                        | _ | 100 | ms                |
| t <sub>D_VDD18</sub>  | Delay between VDD33 stable and VDD18 applies                              | -t <sub>R_VDD33</sub> /2 | - | 10  | ms <sup>[2]</sup> |
| t <sub>R_VDD18</sub>  | VDD18 rise/stabilization time 0   |                          | - | 100 | ms                |
| t <sub>D_18A</sub>    | Delay between VDD18 (actually VDDcore) arriving 1.5V and VDDA arriving 1V | 0.01                     | _ | 10  | ms                |
| t <sub>R_VDDA</sub>   | VDDA rise/stabilization time  | 0                        | _ | 100 | ms                |
| t <sub>D_PPRST_</sub> | Delay between VDDA stable and PPRST_deasserted                            | 0.1                      | _ | _   | ms                |

#### NOTES:

- 1 VDD33 can be applied before VDDRTC stable. But the time of VDD33 arriving 50%, 90% voltage level should later than that of VDDRTC arriving the same level.
- 2 VDD18 can be applied before VDD33 stable. But the time of VDD18 arriving 50%, 90% voltage level should later than that of VDD33 arriving the same level.

#### 3.5.2 Reset procedure

There 3 reset sources: 1 PPRST\_ pin reset; 2 WDT timeout reset; and 3 hibernating reset when exiting hibernating mode. After reset, program start from boot.

#### 1 PPRST\_pin reset.

This reset is trigged when PPRST\_ pin is put to logic 0. It happens in power on RTC power and RESET-KEY pressed to reset the chip from unknown dead state. The reset end time is about 1M EXCLK cycles after rising edge of PPRST\_.

#### 2 WDT reset.

This reset happens in case of WDT timeout. The reset keeps for about a few RTCLK cycles.

#### 3 Hibernating reset.

This reset happens in case of wakeup the main power from power down. The reset keeps for about 0ms ~ 125ms programable, plus 1M EXCLK cycles, start after WKUP\_ signal is recognized.

After reset, all GPIO shared pins, except WAIT\_ and CKO pins, are put to GPIO input function with the internal pull-up set to on. The WAIT\_ and CKO pins are set to wait and CKO function with the internal pull-up set to on. The PWRON\_ is output 0. The 32768Hz/24MHz oscillators are on. The JTAG/UART is put to JTAG function and the TDO is output high-Z (suppose TRST\_ is 0). The analog devices, the USB 2.0 PHY, USB 1.1 PHY, the CODEC DAC/ADC, the SAR-ADCs and the video DAC are put in suspend mode.



#### 3.5.3 BOOT

JZ4750 support 5 different boot sources depending on BOOT\_SEL0 and BOOT\_SEL1 pin values. Table 3-33 lists them.

Table 3-33 Boot from 5 boot sources

| BOOT_SEL1 | BOOT_SEL0 | Boot Source                            |
|-----------|-----------|--|
| 0         | 0         | Boot from NOR flash at CS4 or SPI0/CE0 |
| 0         | 1         | Boot from NAND flash at CS1            |
| 1         | 0         | Boot from SD card from MSC0            |
| 1         | 1         | Boot from USB device                   |

When JZ4750 BOOT from NOR at CS4\_ or from NAND at CS1\_ or MSC0, some of the memory interface pins are set to function pin from the default GPIO pin and are used in executing BOOT ROM instructions. When BOOT from USB, none of any pins are used. Table 3-34 lists the cases.

Table 3-34 Pins are used and are set to function pins during BOOT

| <b>Boot Source Condition</b> | GPIO pin state changed from RESET                             |  |  |
|------------------------------|---|--|--|
| USB                          | None  |  |  |
| 8-bits NOR flash at CS4_     | PA0~7, PB0~15,19~20, PC0~5,16~20,24~26                        |  |  |
| 16-bits NOR flash at CS4_    | PA0~15, PB0~15,19~20, PC0~5,16~20,24~26                       |  |  |
| 32-bits NOR flash at CS4_    | PA0~31, PB0~15,19~20, PC0~5,16~20,24~26                       |  |  |
| 8-bits NAND flash at CS1_    | PB15,19 PC16,20,21,28~29, PA0~7(for shared mode) or PC0~7(for |  |  |
|                              | unshared mode)  |  |  |
| 16-bits NAND flash at CS1_   | PB15,19 PC16,20,21,28~29, PA0~15(for shared mode) or          |  |  |
|                              | PC0~15(for unshared mode)                                     |  |  |
| MSC0                         | PF0,8~9   |  |  |
| SPI0/CE0                     | PB26~29   |  |  |

In case of USB device boot, EXCLK frequency must be known. The EXCLK frequency is decided in following steps.

- Step 1: If OTPBR1 is used to indicate the frequency, get frequency from it (reference to \( JZ4750\_E.8\_otp\_spec.pdf \) for the details). The valid EXCLK is: 12MHz, 13MHz, 19.2MHz, 24MHz, 26MHz and 27MHz.
- Step 2: Else, if RTCLK (32768Hz) is available, boot code tries to find out the frequency of 12MHz, 13MHz, 24MHz, 26MHz and 27MHz.
- Step 3: If both OTPBR1 and RTCLK methods are not available, PC18 and PC19 pin states are detected to decide the frequency from 12MHz, 13MHz, 19.2MHz and 26MHz. Followings are the suggested setting:
  - a In case of EXCLK frequency is 12MHz, PC18 and PC19 should be left floating from outside while internal pull up makes it high.



b In case of EXCLK is one of 13MHz, 19.2MHz or 26MHz, these pins should be pull up/down by resister  $\leq$ 10k $\Omega$  from outside.

| EXCLK   | PC18 pin   | PC19 pin   |
|---------|------------|------------|
| 13MHz   | Pull down  | Left float |
| 19.2MHz | Pull down  | Pull down  |
| 26MHz   | Left float | Pull down  |