


EE224 PROJECT DESIGN DOCUMENT

Problem Statement :


Design a computing system, IITB-CPU, whose instruction set architecture is provided. Use VHDL as HDL to implement. IITB-CPU is a 16-bit very simple computer developed for the teaching purpose. The IITB-CPU is an 8-register, 16-bit computer system, i.e., it can process 16 bits at a time. It should use point-to-point communication infrastructure.

Group Members:

1. Himanshi Shende - 22B1235
2. Saumya Dharmesh Shah - 22B1238
3. Yug Pashupatinath Agarwal - 22B0651
4. Perna Khobragade - 22B3979




FLOWCHART
DIAGRAM



STORAGE

WRITE




REGISTER FILE

READ

ADDRESS
1

ADDRESS
2



ADD SUB AND ORA IMP MUL

S1 \longrightarrow S2 \longrightarrow S3 \longrightarrow S4

S1:

IP \longrightarrow Mem_A1

Mem_D1 \longrightarrow IR

S2:

IR₉₋₁₁ \longrightarrow RF_A1

IR₆₋₈ \longrightarrow RF_A2

RF_D1 \longrightarrow T1

RF_D2 \longrightarrow T2

S3:

T1 \longrightarrow ALU_A

T2 \longrightarrow ALU_B

ALU_C \longrightarrow T3

S4:

T3 \longrightarrow RF_D3

X \longrightarrow RF_A3

IP \longrightarrow ALU_A

+2 \longrightarrow ALU_B

ALU_C \longrightarrow IP

ADI

S1 \longrightarrow S2 \longrightarrow S5 \longrightarrow S4

S1 :

IP \longrightarrow Mem_A1

Mem_D1 \longrightarrow IR

S2 :

IR₉₋₁₁ \longrightarrow RF_A1

IR₆₋₈ \longrightarrow RF_A2

RF_D1 \longrightarrow T1

RF_D2 \longrightarrow T2

S5 :

T1 \longrightarrow ALU_A

IR₀₋₅ \longrightarrow SEG_in

SEG_out \longrightarrow ALU_B

ALU_C \longrightarrow T3

S4 :

T3 \longrightarrow RF_D3

X \longrightarrow RF_A3

IP \longrightarrow ALU_A

+2 \longrightarrow ALU_B

ALU_C \longrightarrow IP.

LW.

S1 \longrightarrow S2 \longrightarrow S5 \longrightarrow S6 \longrightarrow S4

S1:

IP \longrightarrow Mem_A1

Mem_D1 \longrightarrow IR

S2:

IR₉₋₁₁ \longrightarrow RF_A1

IR₆₋₈ \longrightarrow RF_A2

RF_D1 \longrightarrow T1

RF_D2 \longrightarrow T2

S5

T1 \longrightarrow ALU_A

IR₀₋₅ \longrightarrow SEG_in

SEG_out \longrightarrow ALU_B

ALU_C \longrightarrow T3

S6:

T3 \longrightarrow Mem_A1

Mem_D1 \longrightarrow T3

S4:

T3 \longrightarrow RF_D3

X \longrightarrow RF_A3

IP \longrightarrow ALU_A

+2 \longrightarrow ALU_B

ALU_C \longrightarrow IP.

SW

S1 \longrightarrow S2 \longrightarrow S5 \longrightarrow S7

S1 :

IP \longrightarrow Mem-A1

Mem-D1 \longrightarrow IR

S2 :

IR₉₋₁₁ \longrightarrow RF-A1

IR₆₋₈ \longrightarrow RF-A2

RF-D1 \longrightarrow T1

RF-D2 \longrightarrow T2

S5 :

T1 \longrightarrow ALU-A

IR₀₋₅ \longrightarrow SEG-in

SEG-out \longrightarrow ALU-B

ALU-C \longrightarrow T3

S7 :

T3 \longrightarrow Mem-A2

T2 \longrightarrow Mem-D2

IP \longrightarrow ALU-A

+2 \longrightarrow ALU-B

ALU-C \longrightarrow IP

LHI, LLI

S1 \longrightarrow S2 \longrightarrow S8 \longrightarrow S4

S1 :

IP \longrightarrow Mem_A1

Mem_D1 \longrightarrow IR

S2 :

IR₉₋₁₁ \longrightarrow RF_A1

IR₆₋₈ \longrightarrow RF_A2

RF_D1 \longrightarrow T1

RF_D2 \longrightarrow T2

S8 :

IR₀₋₇ \longrightarrow ZE8_in

ZE8_out \longrightarrow Shift_in

Shift_out \longrightarrow T3

S4 :

T3 \longrightarrow RF_D3

X \longrightarrow RF_A3

IP \longrightarrow ALU_A

+2 \longrightarrow ALU_B

ALU_C \longrightarrow IP

JAL

$S1 \longrightarrow S2 \longrightarrow S9 \longrightarrow S10$

S1 :

$IP \longrightarrow Mem_A1$

$Mem_D1 \longrightarrow IR$

S2 :

$IR_{9-11} \longrightarrow RF_A1$

$IR_{6-8} \longrightarrow RF_A2$

$RF_D1 \longrightarrow T1$

$RF_D2 \longrightarrow T2$

S9 :

$IR_{9-11} \longrightarrow RF_A3$

$IP \longrightarrow RF_D3$

S10 :

$IR_{0-7} \longrightarrow ZE8_in$

$ZE8_out \longrightarrow Shift_in$

$Shift_out \longrightarrow ALU_B$

$IP \longrightarrow ALU_A$

$ALU_C \longrightarrow IP$

JLR

S1 \longrightarrow S2 \longrightarrow S9 \longrightarrow S11

S1:

IP \longrightarrow Mem_A1

Mem_D1 \longrightarrow IR

S2:

IR₉₋₁₁ \longrightarrow RF_A1

IR₆₋₈ \longrightarrow RF_A2

RF_D1 \longrightarrow T1

RF_D2 \longrightarrow T2

S9:

IR₉₋₁₁ \longrightarrow RF_A3

IP \longrightarrow RF_D3

S11

T2 \longrightarrow IP

BEQ.

S1 \longrightarrow S2 \longrightarrow S12 \longrightarrow S13

S1:

IP \longrightarrow Mem-A1
Mem-D1 \longrightarrow IR

S2:

IR₉₋₁₁ \longrightarrow RF_A1
IR₆₋₈ \longrightarrow RF_A2
RF_D1 \longrightarrow T1
RF_D2 \longrightarrow T2

S12

T1 \longrightarrow ALU-A
T2 \longrightarrow ALU-B
ALU-Z \longrightarrow Z

S13:

IP \longrightarrow ALU-A
IR₀₋₅ \longrightarrow SEG_in
SEG_out \longrightarrow Shift_in
if (Z=1)
 Shift_out \longrightarrow ALU-B
else
 +2 \longrightarrow ALU-B
 ALU_C \longrightarrow IP

Finite State Machine: (FSM)

