

## Combinational Logic:

X	Y	Z	D
0	0	0	
.	.	.	
.	.	.	
1	1	1	

## Sequential Logic:


Temporal  $\rightarrow$  FSM

$M(S, S_0, I, D, \delta, \lambda)$


$\delta : S \times I \rightarrow S$

$\lambda : S \rightarrow D$  (Moore)

$S \times I \rightarrow D$  (Mealy)



$$a = b + c + d + e$$



BUT THIS IS TOO RIGID!

Each change requires complete change in hardware.

Thus, what we WANT?


Flexibility

what we NEED?



Programmable Systems

$\rightarrow$  Made using Generic Hardware

FPGA  $\rightarrow$  Field Programmable Gate Array



LUT  $\rightarrow$  Look Up Table



Use flexible fabric and program it using software.

$$a = b + c + d + e + f$$

$$t_1 = b + c$$

$$t_2 = t_1 + d$$

$$t_3 = t_2 + e$$

$$a = t_3 + f$$

Interface  
(Instruction set architecture)

ISA

H/W  $\Rightarrow$  Processor  
(generic)

ADD b, t<sub>1</sub>, a

MUL c, d, t<sub>1</sub>

I/W

P

R

W

E

C

S

T

A

M

U

N

D

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I



J

K


L

M

$\overline{\text{S/W}}$       Interface  
 H/W      (ISA)  
 bus



↓  
still takes about  
access 1 storage



But we need to specify whether to check in  
REG or MEM.

The diagram illustrates a 5-field instruction format:

- OPERATION**: Associated with **REG/MEM**.
- OPERAND1**: Associated with **REG/MEM**.
- OPERAND2**: Associated with **REG/MEM**.
- DESTINATION**: Associated with **REG/MEM2**.

The diagram illustrates the Addressing Mode field as a 3-bit structure. It consists of three separate bits labeled '(1 bit)', '(1 bit)', and '(1 bit)'. A large bracket below these bits is labeled '(Addressing Mode)'.

say, instructions:

$$\left. \begin{array}{l} a = b + c \\ p = a + r \end{array} \right\} \text{Lifetime of } a$$

$$\therefore \text{Min. no. of bits} := 5 + 3 + \underbrace{3 \times 4}_{\text{REG}} = \underline{\underline{20}} \text{ bits}$$

Max. no. of bits = MEM

Say for arithmetic we restrict ourselves to only registers:  
Only 17 bits required

OPERATION	OPERAND1	OPERAND2	DESTINATION
5	4	4	4

Memory Read / Write:

OPERATION	DPR 1	DEST
-----------	-------	------

i 23 MEM

```

graph TD
    REG[REG 4] <--> MEM[MEM 33]
    REG -- or --> MEM
    MEM -- or --> REG
  
```

The diagram illustrates memory-to-register and register-to-memory moves. It features two main components: 'REG' (Register) and 'MEM' (Memory). The 'REG' component is divided into two parts: '4' at the top and 'REG' at the bottom. The 'MEM' component is also divided into two parts: '33' at the top and 'MEM' at the bottom. Two double-headed arrows connect '4' and '33'. Additionally, there are two single-headed arrows pointing from 'REG' to 'MEM' and from 'MEM' to 'REG', labeled 'or' above them.

$\therefore$  42 bits required.

register?

We don't have 1000000 storage elements in register  
What do we do?

$$\begin{array}{c}
 A \longrightarrow r_1 \\
 r_1 = r_1 + q \\
 \underbrace{\phantom{r_1 = r_1 + q}}_{\text{DR}}
 \end{array}
 \quad
 \begin{array}{c}
 A[0] \longrightarrow r_1 \\
 \boxed{i} \longrightarrow r_2 \\
 r_2 ++
 \end{array}
 \quad
 \boxed{[r_1 + qr_2]} = [r_1 + qr_2].$$

change  $r_1$  only

A[0]

$r_1 \rightarrow \text{Base LB})$

$r_2 \rightarrow \text{Index I})$

Iloc9

$r_1$

$r_2$


$r_3$

$r_1 \rightarrow \text{Base LB})$

$r_2 \rightarrow \text{Index I})$

Iloc9

A diagram showing a variable  $A[1]$  pointing to the first element of an array. The array contains elements 2003, 2004, 2005, 2006, and 2007. The value 2004 is highlighted with a red oval and labeled  $r_4$ . The value 2005 is highlighted with a green oval and labeled  $r_5$ .

$A[2] \rightarrow$   

✓ bytes (storage)  $\rightarrow$  bytes)

$\gamma \Rightarrow 16$  by 4  
↳ 4 bit (address)  
Integer requires  $\Rightarrow$  4 bytes

1 byte


1 memory location

- can store 1 byte  
only

Prof. Jarak Patel, VVVC

### Verification

Testing (Manufacturing Test)



each grid  $\rightarrow$  1 logic circuit


Robot arm goes from grid to grid and probes the circuit.

### Fault Modelling:

Physical Design

Circuit

Logic



Physical Design  $\rightarrow$  Fault in wires, FETs, VDD, GND



Circuit  $\rightarrow$  Testing  
e.g.  
 $A/1, A/0$      $B/1, B/0$      $C/1, C/0$   
 $A/0 \equiv B/0 \equiv C/0$

$A/1, A/0$      $B/1, B/0$      $C/1, C/0$   
 $A/1 \equiv B/1 \equiv C/1$

### ATPG - Automatic Test Pattern Generator

History:

1962 - Prof. Seshu Sunderan, Univ. of Illinois

1965 - John Paul Roth, IBM - D-Algorithm

1981 - Prabhu Goel, IBM - PODEM

1988 - Prof. Schulz, Univ. of Munich, Trischler and Sarfert, Siemens

1998 - Hanzoglu & J. Hinter, Univ. of Illinois  
 $\rightarrow$  ATDM  $\rightarrow$  Fastest algorithm present today

### D-Algorithm:

error changes a line from 1 to 0

$D \quad 1 \rightarrow 0$

$\bar{D} \quad 0 \rightarrow 1$

propagation

$A \xrightarrow{D} \quad B \xrightarrow{D} \quad C$

$A \xrightarrow{\bar{D}} \quad B \xrightarrow{\bar{D}} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{1} \quad B \xrightarrow{1} \quad C$



$A \xrightarrow{0} \quad B \xrightarrow{0} \quad C$

$A \xrightarrow{0} \quad B \xrightarrow{1} \quad C$

$A \xrightarrow{$

## Programmable System Design:


### Computing System



### INSTRUCTION FORMAT:


OPERATION	DPR1	DPR2	DEST	
6	32	32	32	← 102 bits

$s_1 \xrightarrow{I_1} s_2$   
 ↑ State Transition  
 Content of Memory and set of Registers



### Instruction:

#### 1. Logical / Arithmetic



$$r_1 = r_2 + r_3$$

→ add

$$r_2, r_3, r_1$$

8 Registers → 16 bit

(each 16 bit)

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓


↓

↓





↓

↓


## Computing System:



$$\text{Output} = f(\text{Input, Program})$$




## CPU (PROCESSOR):





## ALU

Arithmetic: (Adder / Subtractor)



Logical: (4-bit input)



operation



→ Bring (Fetch)

→ Understand

→ Read

→ Execute

→ Write

→ Update IP

↓  
compressed to

→ Fetch + update IP

→ Understand and Read

→ Execute

→ Write

IP → Instruction Pointer  
 IR → Instruction Register  
 D → Data  
 A → Address  
 RF → Register File  
 T → Temporary register  
 R → Read  
 W → Write

### Instruction Flow:


- 1] Bring (Fetch) instruction from memory
- 2] Understand instruction
- 3] Read operands
- 4] Execute instruction
- 5] Write result
- 6] Update IP

$$S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4 \rightarrow S_5 \rightarrow S_6$$

Optimize it!


- 1] Fetch instruction and update IP.
- 2] Understand instruction and read operands.
- 3] Execute instruction
- 4] Write result

$$S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$$




### ADD :

ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>




- ① Fetch instruction & Update IP
- ② Understand and read operands
- ③ Compute
- ④ Write result


### S1 Fetch & Update




### S2 Understand and read



### S3 Compute / Execute




### S4 Write Result



### STORE:


STORE R<sub>1</sub>, (R<sub>2</sub>) ID

$$M[R_2 + ID] = R_1$$



- ① Fetch instruction and update IP
- ② Understand and read operands
- ③ Execute
- ④ Write result


### S1 Fetch and Update




SEG?

ALU\_B : 16 bit  
but IR<sub>0-5</sub> : 6 bit  
extend to 16 bit  
by replicating MSB


### S2 Understand and read



### S3 Compute Address



### S4 Write Result (Write to Address)



26/10

BEQ $R_1, R_2, 1D$ IF  $R_1 == R_2$  thenif  $R_1 == R_2$  THEN

$$IP = IP + 2 + 1D \times 2$$

next instruction

$$IP = IP + 2$$

$$+ \underline{Imm \times 2}$$

why 2?

↳ 1 instruction


= 2 bytes  $\rightarrow$ 

Imm





↓

no. of

instructions



- ① Fetch instruction and update IP.
- ② Understand and Read Operands ( $R_1$  &  $R_2$ )
- ③ Compute (Compare  $R_1$  &  $R_2$ ) if  $(R_1 - R_2) == 0$   
 $Z = 1$
- ④ If ( $Z == 1$ ) THEN  $IP = IP + Imm \times 2$

S14 FetchS15 Operand Read (OR)S16 ExecuteS17 Update IP

Now, merge all equivalent states

 $s_1 = s_5 \equiv s_{10} \equiv s_{14} \equiv s_{18}$  are equivalent

provided next states are equivalent.

↳ other than  $(s_{14}, s_6)$ , remaining states are same

↳ But even if they are equivalent, functionality will not change.







DIAGRAM INCOMPLETE



LDAD  $R_1, (R_2) 10$

$$R_1 = M[R_2 + 10]$$



Say Data of  $R_2 = 500$

$$\therefore R_1 = M[500 + 10]$$

$= M[510] \leftarrow$  Data at memory location 510

$R_2$  stores value  $\begin{cases} \text{can be address} \\ \text{can be data} \end{cases}$

STORE  $R_1, (R_2) 10$

$$M[R_2 + 10] = R_1$$

Data at Memory location  $R_2 + 10$

### ARITHMETIC & LOGIC:

$$S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$$

LOAD:

$$S_5 \rightarrow S_6 \rightarrow S_7 \rightarrow S_8 \rightarrow S_9$$

STORE:



$$S_{10} \rightarrow S_{11} \rightarrow S_{12} \rightarrow S_{13}$$

BRANCH:

$$S_{14} \rightarrow S_{15} \rightarrow S_{16} \rightarrow S_{17}$$

JUMP:




$$S_{18} \rightarrow S_{19} \rightarrow S_{20}$$



ENCODING:


1000 LOAD

1001 STORE




But what instruction should ALU run?

ADD?  
SUB?  
IR<sub>12-15</sub>?  $\rightarrow 4 \times 1$  MUX



Coming to each component,



IP → MEM-A  
T3 → MEM-A

ALU:  
 $A \oplus B \oplus C \oplus D$   $\rightarrow$  ADD SUB  
 $A \oplus B \oplus C \oplus D \oplus E$   $\rightarrow$  ADD SUB  
 $A \oplus B \oplus C \oplus D \oplus E \oplus F$   $\rightarrow$  ADD SUB  
 $A \oplus B \oplus C \oplus D \oplus E \oplus F \oplus G$   $\rightarrow$  ADD SUB  
 $A \oplus B \oplus C \oplus D \oplus E \oplus F \oplus G \oplus H$   $\rightarrow$  ADD SUB

But what instruction should ALU run?

ADD?  
SUB?  
IR<sub>12-15</sub>?  $\rightarrow 4 \times 1$  MUX

When  $S_1$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_2$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_3$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_4$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_5$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_6$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_7$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_8$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_9$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{10}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{11}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{12}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{13}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{14}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{15}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{16}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{17}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_1$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_2$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_3$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_4$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_5$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_6$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_7$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_8$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_9$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{10}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{11}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{12}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{13}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{14}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{15}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{16}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{17}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_1$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_2$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_3$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_4$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_5$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_6$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_7$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_8$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_9$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{10}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{11}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{12}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{13}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{14}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{15}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{16}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{17}$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_1$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_2$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_3$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_4$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_5$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_6$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_7$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_8$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_9$ :  $IR_{12-15}$  → DECODE 1 → Address

When  $S_{10}$ :  $IR_{12-15}$  → DECODE 2 → Address

When  $S_{11}$ :  $IR_{12-15}$  → DECODE

State Machine:

$$M = \langle S, S_0, I, D, \delta, \lambda \rangle$$

VERIFICATION: Check Implementation  
= Specification

$$D_1 \stackrel{?}{=} D_2$$

EQUIVALENCE CHECKING

$$M_1 \stackrel{?}{=} M_2$$

$$M_1 = \langle S, S_0, I, D, \delta, \lambda \rangle$$

$$M_2 = \langle S', S'_0, I, D, \delta', \lambda' \rangle$$

$$M_1 \stackrel{?}{=} M_2$$

$$\text{say } |S| = n_1$$

$$\text{say } |S'| = n_2$$


Have to be same for equivalence

$$\rightarrow \text{Optimized } Sm \rightarrow M_1'$$


$$\rightarrow \text{Optimized } Sm \rightarrow M_2'$$

If  $M_1'$  &  $M_2'$  are isomorphic, then they are equivalent.

BUT, the converse is not true.



UNROLLING OF SM:



If for an infinite length sequence,  $S_i$ 's come equal, then they are equivalent.

NOT COMPLETELY CLEAR

TERMINATION CONDITION:

- No new reachable state is discovered (EQUIVALENT)
- Output is zero (NOT EQUIVALENT)

Also called Reachability Analysis:



$$M_1^{\text{pm}} = \langle S, S_0, I, D', \delta'', \lambda'' \rangle$$

Set of States?

functions?

$$M_2^{\text{pm}} = \langle S, S_0, I, D', \delta'', \lambda'' \rangle$$

$$(M_1 \stackrel{?}{=} M_2)$$

COUNTER-EXAMPLE

OR

THERE ARE NO EXTRA REACHABLE STATES  
(i.e. the loop becomes complete with all outputs)

1)

$$(M_1 \stackrel{?}{=} M_2)$$

$$M_1^{\text{pm}} = \langle S, S_0, I, D', \delta'', \lambda'' \rangle$$

$$M_2^{\text{pm}} = \langle S, S_0, I, D', \delta'', \lambda'' \rangle$$

$$(M_1 \stackrel{?}{=} M_2)$$

Midsem Solutions:


Did not note down.





## Property Checking:

(Model Checking)



SPECIFICATION  $\stackrel{?}{=} \text{IMPLEMENTATION}$

Property

- Safety
- Liveness
- Fairness


Model ( $M$ )  
FSM

KRIPKE STRUCTURE  
(everything defined in states)

Behaviour → (in a property)


- static → Boolean operators (NOT, AND, OR)
- dynamic → Temporal Behaviour →  $X, F, G, U$   
NEXT      ↓      FUTURE      GLOBAL  
UNTIL

e.g.:



$p, q, r \rightarrow$  variables  
↳ some inputs,  
some outputs

Possible Behaviours:




$Xr \rightarrow$  next state,  $r$  should be true


$XXr \rightarrow$  next-to-next state,  $r$  should be true

$F.\text{grant} \rightarrow$  sometime in the future, grant

$\text{req} \rightarrow F.\text{grant} \rightarrow$  sometime in the future, grant req



$$\phi = XXr \quad \phi \rightarrow \text{formula}$$



If behaviour definition uses temporal operators, it's called Temporal Logic.

- Linear Temporal Logic (LTL)  
[along one execution path]
- Computation Tree Logic (CTL)  
[possible paths from a state]

Path Modalities

A  
for all

E  
there exists a path

Now, operators:

$$\begin{array}{lll} X & AX & EX \\ F & AF & EF \\ G & AG & EG \\ U & AU & EU \end{array}$$


example:  
 $A(\text{req} \rightarrow F.\text{grant})$

In all paths, request should be granted sometime in the future.

english:  $\overbrace{g}$  studied until  $\overbrace{g}$  turned 30

logic:  $A[(P \vee Q) \cdot (Q \rightarrow G\bar{P})]$

## Model Checking:



State transition system → states are labelled by formula

Temporal logic → LTL / CTL

Boolean operators:  $\sim, \cdot, +$

Temporal operators: $X, F, G, V$	$(\Diamond) (\Box)$	Path modality: $A, E$	$AX$	EX
			$AF$	$EF$

$AG$

$EG$

$A \vee$

$E \vee$

Do we need all 8?

$$EX \phi \equiv \sim AX(\sim \phi)$$

$$EF \phi \equiv \sim AF(\sim \phi) \equiv \sim A G(\sim \phi)$$

$$EG \phi \equiv \sim AG(\sim \phi) \equiv \sim AF(\sim \phi)$$

$$E(A \vee \phi) \equiv \sim A \sim (A \vee \phi)$$

$$AF \phi = A[T \vee \phi] \quad EF \phi = E[T \vee \phi]$$

Tautology

?

Always true:

not expecting anything

until  $\phi$ , no expectations

$$A G r \phi \equiv \sim E F \sim \phi \equiv \sim E[T \vee \sim \phi]$$

$$E G \phi \equiv \sim A F \sim \phi \equiv \sim A[T \vee \sim \phi]$$

EVERY OPERATOR MUST HAVE A PATH MODALITY

e.g. Common Resource:


Access of the common resource should be given to only one person at a time.

variables: request ( $r$ ), grant ( $g$ ), no request ( $n$ )  
 (access request) (at request) (absence of request)

For user  $1, 2$ :  $r_1, r_1, g_1, n_1$

$r_2, r_2, g_2, n_2$

Model  $M$ :



Properties:

1] Safety:  $AG(\overline{g_1 \cdot g_2})$

2] Liveness:  $AG(r_1 \rightarrow AF g_1) \cdot AG(r_2 \rightarrow AF g_2)$

3] Non-blocking:

User should be allowed to make a request anytime it is not in  $r_1 / r_2$ .

$AG(r_1 \rightarrow EX r_1) \cdot AG(r_2 \rightarrow EX r_2)$

If no request, then in some path, request made in next state.

i.e. There should always be a path to raise request when no request.

(i.e. absence of request)

But not all.

↳ next state no request also possible

$X \rightarrow$  special case of  $F$

$n_1 \rightarrow EX r_1$  more strict than  $r_1 \rightarrow EF r_1$

Verifying the properties:

1]  $\overline{g_1 \cdot g_2} = \phi_1 \rightarrow$  labelled in all states (true)

property 1 is satisfied.

2]  $r_1 \rightarrow AF g_1$

$r_2 \rightarrow AF g_2$

$S_1 \rightarrow S_4 \checkmark$

$S_2 \rightarrow S_5 \checkmark$

$S_1 \rightarrow S_3 \rightarrow S_6 \checkmark$

$S_2 \rightarrow S_3 \rightarrow S_7 \checkmark$

But,

$S_2 \rightarrow S_3 \rightarrow S_6 \rightarrow S_2 \rightarrow S_3 \rightarrow S_6 \dots$

$S_1 \rightarrow S_3 \rightarrow S_7 \rightarrow S_1 \rightarrow S_3 \rightarrow S_7 \rightarrow \dots$

Fails

X

Fails

property 2 fails

Counter-examples:

$S_0 \rightarrow S_1 \rightarrow S_3 \rightarrow S_7 \rightarrow S_1 \rightarrow S_3 \rightarrow S_7 \rightarrow \dots$

$S_0 \rightarrow S_2 \rightarrow S_3 \rightarrow S_8 \rightarrow S_2 \rightarrow S_3 \rightarrow S_8 \rightarrow \dots$

Problem?

Common state  $S_3$  can lead to one request being granted repeatedly while the other is ignored.

(i.e. we lose the order of arrival of requests)

Solution:

Split  $S_3$



∴ Property 3 satisfied.

ALL properties satisfied.

Minimum number of operators needed:

→ EU

→ Any one from (AX, EX)

→ Any one from (AU, AF, EF, AG, EG)

e.g. (EU, EX, AF)

Why?

They are related!

$$AX \phi = \sim EX \sim \phi$$

$$AG \phi = \sim EF \sim \phi = \sim E[T \vee \sim \phi]$$

$$EF \phi = E[T \vee \phi]$$

{ Equivalent as result is same }

as length path property checking:

e.g. EX  $\phi$

Find state where  $\phi$  is true, go to its pre-image

and mark it as EX  $\phi$ .

if yes, mark state as AF  $\phi$ .

Current state EF  $\phi \Rightarrow$  all pre-images EF  $\phi$

e.g. AF  $\phi$

Find state where  $\phi$  is true, go to its pre-image

and check if all images of this pre-image satisfy  $\phi$ .

if yes, mark state as AF  $\phi$ .

Current state EF  $\phi \Rightarrow$  all pre-images EF  $\phi$

e.g. E[ $\phi \vee \psi$ ]

Find state where  $\psi$  is true, go to its pre-image

and keep checking for  $\phi$ .

Current state E[ $\phi \vee \psi$ ]  $\Rightarrow$  all pre-images E[ $\phi \vee \psi$ ]



## 224 Project:

### Instructions:

ADD SUB ADI AND ORA MUL? IMP?

Fetch → Read → Execute → Write Result  
S1 S2 S3 S4

LW

Fetch → Read → Compute Address → Read Memory → Write Result

S5 S6 S7 S8 S9

SW


Fetch → Read → Compute Address → Write Memory

S10 S11 S12 S13

LHI LLI

Fetch → Compute → Write Result


JLR JAL BEQ ↴



LHI R1, 54

SS1:

Fetch and update IP




SS2:

Understand and read




SS3:

Compute ZE8 + Shift




SS4:

Write Result



JAL:



Fetch


Write IP in R1

Compute IP + Imm<sub>8</sub> × 2

Update IP to IP + 2 + Imm<sub>8</sub> × 2

SS1:

Fetch



Compute

IR<sub>0-8</sub> → ZE9\_in

ZE9\_out → Shift\_in

Shift\_out → ALU\_A

IP → ALU\_B

ALU\_C → T1

T1\_W

IP\_W

SS2:

Write result



T1 → ALU\_A

+2 → ALU\_B

ALU\_C → IP

IP\_W

SS3:

Update IP



IF Z == 1 THEN IP = IP + Imm<sub>6</sub> × 2


else IP → SP

Extend to 16-bit



Memory






# FLOWCHART DIAGRAM

Endsem

Q1]



$$A \oplus B \oplus C \oplus D$$

or

$$A \odot B \odot C \odot D$$

Q2]

$$\frac{\partial f}{\partial x_i} = f_{x_i} \oplus f_{\bar{x}_i}$$

$$\begin{aligned} \frac{\partial(f+g)}{\partial x_i} &= (f_{x_i} + g_{x_i}) \oplus (f_{\bar{x}_i} + g_{\bar{x}_i}) \\ &= (f_{x_i} + g_{x_i}) (\overline{f_{x_i}} + \overline{g_{x_i}}) \\ &\quad + (\overline{f_{x_i} + g_{x_i}}) (f_{\bar{x}_i} + g_{\bar{x}_i}) \\ &= f_{x_i} \overline{f_{\bar{x}_i}} \overline{g_{\bar{x}_i}} + f_{x_i} \end{aligned}$$

$$\bar{g} \oplus \frac{\partial g}{\partial x_i} = \bar{g} \oplus (g_{x_i} \oplus g_{\bar{x}_i})$$

$$\bar{g} = 1 \oplus g = 1 \oplus g_{\bar{x}_i} \oplus x_i (g_{\bar{x}_i} \oplus g_{x_i})$$

$$f(x_1, x_2, \dots, x_n) = f_{\bar{x}_i} \oplus x_i (f_{\bar{x}_i} \oplus f_{x_i})$$

$$\begin{aligned} \therefore \bar{g} \oplus \frac{\partial g}{\partial x_i} &= 1 \oplus \underbrace{g_{x_i}}_{\bar{x}_i} \oplus \underbrace{x_i \frac{\partial g}{\partial x_i}}_{\bar{x}_i} \oplus \underbrace{\frac{\partial g}{\partial x_i}}_{x_i} \\ &= \bar{g}_{\bar{x}_i} \oplus \underbrace{\bar{x}_i \frac{\partial g}{\partial x_i}}_{x_i} \underbrace{\frac{\partial g}{\partial x_i}}_{\bar{x}_i} \\ \bar{g}_{\bar{x}_i} \otimes x_i &= g_x \end{aligned}$$

$$1 \oplus f_{x_i} \oplus 0 \quad f_{\bar{x}_i} \frac{\partial g}{\partial x_i} \oplus g_{\bar{x}_i} \frac{\partial g}{\partial x_i}$$

$$\bar{f} \frac{\partial g}{\partial x_i} \oplus g \frac{\partial f}{\partial x_i}$$

=

$$A \equiv G$$

$$C \equiv E$$

$$B \equiv$$



(A B C D E F G H)  $\downarrow$  0-equivalent

(AGH) (BCE)  $\downarrow$  1-equivalent

(AH) (G) (BDF) (EC)  $\leftarrow$  2-equivalent

(AH) (G) (BDF) (EC)  $\leftarrow$  3-equivalent

As 2-equivalent states are identical to 3-equivalent states,

(AH) (DBF) and (EC) are  $\infty$ -equivalent.

$\therefore$  As  $A \equiv H$

$$B \equiv F$$

$$C \equiv E$$

$D \equiv F$ ,  $M_1$  is contained in machine  $M_2$ .

Starting conditions under which the machines are equivalent:

$$M_1: \boxed{A}, \boxed{B}, \boxed{D}, \boxed{C}$$

$$M_2: \boxed{H}, \boxed{F}, \boxed{E}, \boxed{G}$$

(2)

(2)

(2)

(2) (2) (2) (2)

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

$$S_2 = \overline{x_3}(\overline{x_0} + x_2 + x_1)$$

$$S_1 = \overline{x_2}(x_3 + \overline{x_1}x_0)$$

$$S_0 = x_3x_1 + \overline{x_3}\overline{x_2}\overline{x_1}x_0 + x_3x_2x_0$$

for  $S_2=0$

$$S_{4-i2} = x_3\overline{x_2}x_1$$

$$S_{4-i1} = \overline{x_3} + \overline{x_2}\overline{x_1}$$

$$S_{4-i0} = \overline{x_3}$$

$$S_{3-i0} = \overline{x_3} + \overline{x_2}\overline{x_1} + \overline{x_1}x_0 + x_1\overline{x_0}$$

$$S_{3-i1} = x_3x_0(x_2 + x_1)$$

$$S_{5-01} = \overline{x_0}$$

$$S_{5-00} = x_1x_0$$

$$S_{7-i0} = x_0$$

$$S_{4-01} = x_3x_2x_0$$

$$S_{4-00} = x_3x_2\overline{x_0}$$

$$S_{7-00} = \overline{x_2}$$

$$S_3-00 = x_3x_2\overline{x_0}$$

$$S_1: x_3\overline{x_2}\overline{x_0}$$

$$S_0 = x_2$$

Precious

$$\rightarrow S_1 \text{ } S_0$$

$$0L - 00 - LLI$$

$$1L - 01 - JAL, BEQ$$

$$8L - 10 - LHI$$

$x_3 \ x_2 \ x_1 \ x_0 \ z$

Add	0 0 0 0 0	0 0 0
-----	-----------	-------

ADL	0 0 0 1 0	0 0 0
-----	-----------	-------

Sub	0 0 1 0 0	0 0 0
-----	-----------	-------

MUL	0 0 1 1 0	0 0 0
-----	-----------	-------

AND	0 1 0 0 0	0 0 0
-----	-----------	-------

ORA	0 1 0 1 0	0 0 0
-----	-----------	-------

IMP	0 1 1 0 0	0 0 0
-----	-----------	-------

X	0 1 1 1 0	x x x
---	-----------	-------

LRI	1 0 0 0 0	0 0 0
-----	-----------	-------

LLI	1 0 0 1 0	0 0 0
-----	-----------	-------

LW	1 0 1 0 0	0 0 0
----	-----------	-------

SW	1 0 1 1 0	0 0 0
----	-----------	-------

BEQ	1 1 0 0 0	0 0 0
-----	-----------	-------

JAL	1 1 0 1 0	0 1 0
-----	-----------	-------

X	1 1 1 0 0	x x x
---	-----------	-------

JCR	1 1 1 1 0	x x x
-----	-----------	-------

Add	0 0 0 0 1	
-----	-----------	--

ADL	0 0 0 1 1	
-----	-----------	--

Sub	0 0 1 0 1	
-----	-----------	--

MUL	0 0 1 1 1	
-----	-----------	--

AND	0 1 0 0 1	
-----	-----------	--

ORA	0 1 0 1 1	
-----	-----------	--

IMP	0 1 1 0 1	
-----	-----------	--

X	0 1 1 1 1	
---	-----------	--

LRI	1 0 0 0 1	
-----	-----------	--

LLI	1 0 0 1 1	
-----	-----------	--

LW	1 0 1 0 1	
----	-----------	--

SW	1 0 1 1 1	
----	-----------	--

BEQ	1 1 0 0 1	1 0 0
-----	-----------	-------

JAL	1 1 0 1 1	0 1 0
-----	-----------	-------





X	1 1 1 0 1	x x x
---	-----------	-------

JCR	1 1 1 1 1	x x x
-----	-----------	-------

Re - Exam :

A9]

$$\begin{array}{r}
 0000 \\
 0001 \\
 0011 \\
 0101 \\
 0110 \\
 0111 \\
 1000 \\
 1010 \\
 1110 \\
 1111
 \end{array}
 \begin{array}{r}
 G0 \quad 0 \quad 0000 \\
 \hline
 1 \quad 0001 \\
 G1 \quad 8 \quad 1000 \\
 \hline
 3 \quad 0011 \\
 5 \quad 0101 \\
 6 \quad 0110 \\
 G2 \quad 10 \quad 1010 \\
 \hline
 7 \quad 0111 \\
 G3 \quad 14 \quad 1110 \\
 \hline
 G4 \quad 15 \quad 1111
 \end{array}$$



$$D = \overline{AB} \cdot m = AB + \overline{m}$$

$$D_m = AB$$

$$D_{\overline{m}} = 1 \quad \frac{\partial D}{\partial m} = 1 \oplus AB$$

$$= \overline{AB}$$

$$= \overline{A} + \overline{B}$$

$$\therefore m \cdot \frac{\partial D}{\partial m} = 1$$

$$SAD_m : m = \overline{BC} = B + \overline{C}$$

$$(B + \overline{C})(\overline{A} + \overline{B}) = I$$

$$\therefore A = 0 \quad B = X \quad C = 0$$

$$X = 1$$



$$SAD_m : m = \overline{BC} = B + \overline{C}$$

$$(B + \overline{C})(\overline{A} + \overline{B}) = I$$

$$\therefore A = 0 \quad B = X \quad C = 0$$

$$X = 1$$



$$SAD_m : m = \overline{BC} = B + \overline{C}$$

$$(B + \overline{C})(\overline{A} + \overline{B}) = I$$