

СОДЕРЖАНИЕ

Введение.....	3
1.1 Функциональная схема разрабатываемой аппаратной системы	4
1.2 Изучение работа шины AXI.....	4
1.3 Сборка проекта.....	8
1.4 Запуск программного обеспечения на хост-системе.....	8
Ответы на контрольные вопросы.....	10
Приложение А Содержимое файла <code>host_example.cpp</code>	12
Приложение Б Содержимое <code>log</code> -файла	21
Приложение В Содержимое <code>xclbin.info</code> -файла	31

ВВЕДЕНИЕ

Целью данной работы является изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Для достижения данной цели необходимо выполнить следующие задачи:

- изучить основные сведения о платформе Xilinx Alveo U200;
- разработать RTL описание ускорителя вычислений по индивидуальному варианту;
- выполнить генерацию ядра ускорителя;
- выполнить синтез и сборку бинарного модуля ускорителя;
- разработать и отладить тестирующее программное обеспечение на серверной хост-платформе;
- провести тесты работы ускорителя вычислений.

1.1 Функциональная схема разрабатываемой аппаратной системы

1.2 Изучение работа шины AXI

По моему варианту требовалось реализовать функцию в соответствии с формулой 1.1.

$$R[i] = A[i]/16 - 11 \quad (1.1)$$

Листинг 1.1 — Изменный код модуля
rtl_kernel_wizard_0_example_adder.v

```

1 // Adder function
2 always @(posedge s_axis_aclk) begin
3     for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
4         d2_tdata[i*C_ADDER_BIT_WIDTH+C_ADDER_BIT_WIDTH] <=
5             d1_tdata[C_ADDER_BIT_WIDTH*i+C_ADDER_BIT_WIDTH]/16 - 11;
6     end
7 end

```

Далее приведены диаграммы, иллюстрирующие процесс рукопожатия и пакетного чтения.

Чтобы указать завершение пакетного чтения и записи, устройство использует сигнал RLAST. На диаграмме этого нельзя увидеть, так как изначально было указано малое время симуляции.

Ниже на рисунке 1.1 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.




Рисунок 1.1 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.

Ниже на рисунке 1.2 приведена транзакция записи результата инкремента данных на шине AXI4 MM. Видно, что каждое прочитанное значение было инкрементировано.




Рисунок 1.2 — Транзакция записи результата инкремента данных на шине AXI4 MM

Ниже на рисунке 1.3 приведен инкремент данных на шине AXI4 MM.




Рисунок 1.3 — Инкремент данных на шине AXI4 MM

Ниже на рисунке 1.4 приведен фрагмент кода модуля tl_kernel_wizard_0_example_adder.v (до изменения) с выполнением инкрементирования данных.

```

    d1_constant <= ctrl_constant;
end

// Adder function
always @(posedge s_axis_aclk) begin
    for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
        d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH] + d1_constant;
    end
end

// Register inputs to fifo
always @(posedge s_axis_aclk) begin

```

Рисунок 1.4 — Код модуля tl_kernel_wizard_0_example_adder.v с выполнением инкрементирования данных

Теперь изменим модуль rtl_kernel_wizard_0_example_adder.v, чтобы ускоритель выполнял предложенную функцию.




Рисунок 1.5 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.




Рисунок 1.6 — Транзакция записи результата инкремента данных на шине AXI4 MM




Рисунок 1.7 — Инкремент данных на шине AXI4 MM

1.3 Сборка проекта

Ниже в листинге 1.2 приведено содержимое конфигурационного файла. В соответствии с вариантом требовалось использовать регионы SLR1 и DDR[1].

Листинг 1.2 — Содержимое конфигурационного файла

```

1 [connectivity]
2 nk=rtl_kernel_vinc:2:vinc0.vinc1
3 slr=vinc0:SLR1
4 sp=vinc0.axi4_0:DDR[1]
5
6 [vivado]
7 prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
8 prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
9 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
10 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
11 prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore

```

Содержимое файлов v++*.log и *.xclbin.info. приведено в приложениях Б и В.


1.4 Запуск программного обеспечения на хост-системе

Ниже, в листинге 1.3 приведены измененные части кода модифицированного модуля `host_example.cpp`.

Листинг 1.3 — Модуль `host_example.cpp`

```
1  ...
2  for (cl_uint i = 0; i < number_of_words; i++) {
3      if ((h_data[i]/16 - 11) != h_axi00_ptr0_output[i]) {
4          printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d
              (host addr 0x%03x) - input=%d (0x%x), output=%d (0x%x)\n",
              i, i*4, h_data[i], h_data[i], h_axi00_ptr0_output[i],
              h_axi00_ptr0_output[i]);
5          check_status = 1;
6      }
7      // printf("i=%d, input=%d, output=%d\n", i,
              h_axi00_ptr0_input[i], h_axi00_ptr0_output[i]);
8  }
9  ...
10 } // end of main
```

Ниже на рисунке 1.8 приведены результаты тестирования.



```
For help, type "help".
Type "apropos word" to search for commands related to "word"...
Reading symbols from rtl_kernel_wizard_0_host_example.exe...
(gdb) run
Starting program: /iu_home/lu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_host_example.exe vinc.xclbin
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib/x86_64-linux-gnu/libthread_db.so.1".
[New Thread 0x7ffff5b2f700 (LWP 3022)]
INFO: Found 1 platforms
INFO: Selected platform 0 from Xilinx
INFO: Found 1 devices
CL_DEVICE_NAME xilinx_u200_xdma_201830_2
Selected xilinx_u200_xdma_201830_2 as the target device
INFO: loading xclbin vinc.xclbin
[New Thread 0x7ffff4f2d700 (LWP 4278)]
[New Thread 0x7ffffefff700 (LWP 4293)]
[New Thread 0x7ffffef7fe700 (LWP 4295)]
[New Thread 0x7ffffeeffd700 (LWP 4296)]
[New Thread 0x7ffffee7fc700 (LWP 4297)]
[New Thread 0x7ffffeb445700 (LWP 4298)]
INFO: Test completed successfully.
[Thread 0x7ffff4f2d700 (LWP 4278) exited]
[Thread 0x7ffff5b2f700 (LWP 3022) exited]
[Thread 0x7ffffeb445700 (LWP 4298) exited]
[Thread 0x7ffffee7fc700 (LWP 4297) exited]
[Thread 0x7ffffeeffd700 (LWP 4296) exited]
[Thread 0x7ffffef7fe700 (LWP 4295) exited]
[Thread 0x7ffffefff700 (LWP 4293) exited]
Inferior 1 (process 2967) exited normally
```

Рисунок 1.8 — Результаты тестирования

Ответы на контрольные вопросы

1. Преимущества и недостатки XDMA и QDMA платформ

Недостатки использования XDMA:

- Большая латентность и меньшая пропускная способность за счет того, что данные сначала должны быть перемещены в память ускорителя.

Преимущества использования QDMA:

- предоставляет прямое потоковое соединение с низкой задержкой и большой пропускной способностью между хостом и ядрами;
- позволяет передавать поток данных непосредственно в логику FPGA параллельно с их обработкой.

2. Последовательность действий, необходимых для инициализации ускорителя со стороны хост-системы

1. С помощью вызова `clGetPlatformIDs` хост получает все платформы.
2. С помощью вызова `clGetPlatformInfo` хост получает имя платформы и затем выбирает платформу Xilinx.
3. С помощью вызова `clGetDeviceIDs` хост получает ID устройства.
4. С помощью вызова `clGetDeviceInfo` хост получает информацию об устройстве.
5. С помощью вызова `clCreateContext` создается контекст для переменных.
6. С помощью вызова `clCreateCommandQueue` создается команда для устройство-ускорителя.

3. Процедура запуска задания на исполнения в ускорительном ядре VINC

1. С помощью вызова `load_file_to_memory` (см. приложение А) данные, бинарный поток (данные из *.xclbin), копируются из ОЗУ в локальную память ускорителя посредством DMA.

2. По итогу выполнения `clCreateProgramWithBinary`, `clBuildProgram` и `clCreateKernel` создается исполняемый файл (уже в памяти устройства-ускорителя).

3. С помощью `clCreateBuffer` и `clEnqueueWriteBuffer` данные, подлежащие обработке, копируются из ОЗУ в локальную память ускорителя посредством DMA (с помощью второй команды осуществляется передача указателей на начало буферов исходных операндов).

4. С помощью двух вызовов `clSetKernelArg` указываются параметры (в данном случае это `d_scalar00` и `d_axi00_ptr0`).

5. С помощью команды `clEnqueueNDRangeKernel` запускается исполнение ядра (программы на ускорителе).

6. С помощью команды `clEnqueueReadBuffer` выполняется чтение готовых данных.

4. Процесс линковки на основании содержимого log-файла

Процесс сборки состоит из шести этапов (фаз).

1. Анализ конфигурационного файла, анализ профиля устройства, поиск необходимых аппаратных компонентов, интерфейсов;

2. FPGA linking synthesized kernels to platform (Block-level synthesis, Top-level synthesis);

3. FPGA logic optimization (минимизация логики (булевой) для оптимизации площади, минимизации задержек);

4. FPGA logic placement (Преобразование булевых уравнений в схему логики ПЛИС. Выбор конкретного места для каждого логического блока в ПЛИС);

5. FPGA routing (разводка [создание соединений между логическими блоками]);

6. FPGA bitstream generation (генерирование файла с программной информацией для отправки его на ПЛИС [* .xclbin файл]);

ПРИЛОЖЕНИЕ А

СОДЕРЖИМОЕ ФАЙЛА HOST_EXAMPLE.CPP

Листинг А.1 — Содержимое файла host_example.cpp

```
1 // This is a generated file. Use and modify at your own risk.
2 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3
4 /*****
5 Vendor: Xilinx
6 Associated Filename: main.c
7 #Purpose: This example shows a basic vector add +1 (constant) by
8           manipulating
9           memory inplace.
10 *****/
11 #include <fcntl.h>
12 #include <stdio.h>
13 #include <iostream>
14 #include <stdlib.h>
15 #include <string.h>
16 #include <math.h>
17 #ifdef _WINDOWS
18 #include <io.h>
19 #else
20 #include <unistd.h>
21 #include <sys/time.h>
22 #endif
23 #include <assert.h>
24 #include <stdbool.h>
25 #include <sys/types.h>
26 #include <sys/stat.h>
27 #include <CL/opencl.h>
28 #include <CL/cl_ext.h>
29 #include "xclhal2.h"
30
31 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
32
33 #define NUM_WORKGROUPS (1)
34 #define WORKGROUP_SIZE (256)
35 #define MAX_LENGTH 8192
36 #define MEM_ALIGNMENT 4096
37 #if defined(VITIS_PLATFORM) && !defined(TARGET_DEVICE)
38 #define STR_VALUE(arg)      #arg
39 #define GET_STRING(name) STR_VALUE(name)
40 #define TARGET_DEVICE GET_STRING(VITIS_PLATFORM)
```

```

41 #endif
42
43 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
44
45 cl_uint load_file_to_memory(const char *filename, char **result)
46 {
47     cl_uint size = 0;
48     FILE *f = fopen(filename, "rb");
49     if (f == NULL) {
50         *result = NULL;
51         return -1; // -1 means file opening fail
52     }
53     fseek(f, 0, SEEK_END);
54     size = ftell(f);
55     fseek(f, 0, SEEK_SET);
56     *result = (char *) malloc(size+1);
57     if (size != fread(*result, sizeof(char), size, f)) {
58         free(*result);
59         return -2; // -2 means file reading fail
60     }
61     fclose(f);
62     (*result)[size] = 0;
63     return size;
64 }
65
66 int main(int argc, char** argv)
67 {
68
69     cl_int err;                                // error code returned from api
70     calls
71
72     cl_uint check_status = 0;
73
74     const cl_uint number_of_words = 4096; // 16KB of data
75
76
77     cl_platform_id platform_id;                // platform id
78     cl_device_id device_id;                    // compute device id
79     cl_context context;                        // compute context
80     cl_command_queue commands;                 // compute command queue
81     cl_program program;                        // compute programs
82     cl_kernel kernel;                          // compute kernel
83
84
85     cl_uint* h_data;                           // host memory for
86     input vector
87
88     char cl_platform_vendor[1001];
89     char target_device_name[1001] = TARGET_DEVICE;

```

```

85     cl_uint* h_axi00_ptr0_output =
        (cl_uint*)aligned_alloc(MEM_ALIGNMENT,MAX_LENGTH *
            sizeof(cl_uint*)); // host memory for output vector
86     cl_mem d_axi00_ptr0;          // device memory used for
        a vector
87
88     if (argc != 2) {
89         printf("Usage: %s xclbin\n", argv[0]);
90         return EXIT_FAILURE;
91     }
92
93     // Fill our data sets with pattern
94     h_data = (cl_uint*)aligned_alloc(MEM_ALIGNMENT,MAX_LENGTH *
        sizeof(cl_uint*));
95     for (cl_uint i = 0; i < MAX_LENGTH; i++) {
96         h_data[i] = i;
97         h_axi00_ptr0_output[i] = 0;
98     }
99
100
101     // Get all platforms and then select Xilinx platform
102     cl_platform_id platforms[16];          // platform id
103     cl_uint platform_count;
104     cl_uint platform_found = 0;
105     err = clGetPlatformIDs(16, platforms, &platform_count);
106     if (err != CL_SUCCESS) {
107         printf("ERROR: Failed to find an OpenCL platform!\n");
108         printf("ERROR: Test failed\n");
109         return EXIT_FAILURE;
110     }
111     printf("INFO: Found %d platforms\n", platform_count);
112
113     // Find Xilinx Platform
114     for (cl_uint iplat=0; iplat<platform_count; iplat++) {
115         err = clGetPlatformInfo(platforms[iplat], CL_PLATFORM_VENDOR,
            1000, (void *)cl_platform_vendor,NULL);
116         if (err != CL_SUCCESS) {
117             printf("ERROR: clGetPlatformInfo (CL_PLATFORM_VENDOR)
                failed!\n");
118             printf("ERROR: Test failed\n");
119             return EXIT_FAILURE;
120         }
121         if (strcmp(cl_platform_vendor, "Xilinx") == 0) {
122             printf("INFO: Selected platform %d from %s\n", iplat,
                cl_platform_vendor);
123             platform_id = platforms[iplat];

```

```

124         platform_found = 1;
125     }
126 }
127 if (!platform_found) {
128     printf("ERROR: Platform Xilinx not found. Exit.\n");
129     return EXIT_FAILURE;
130 }
131
132 // Get Accelerator compute device
133 cl_uint num_devices;
134 cl_uint device_found = 0;
135 cl_device_id devices[16]; // compute device id
136 char cl_device_name[1001];
137 err = clGetDeviceIDs(platform_id, CL_DEVICE_TYPE_ACCELERATOR, 16,
138     devices, &num_devices);
139 printf("INFO: Found %d devices\n", num_devices);
140 if (err != CL_SUCCESS) {
141     printf("ERROR: Failed to create a device group!\n");
142     printf("ERROR: Test failed\n");
143     return -1;
144 }
145
146 //iterate all devices to select the target device.
147 for (cl_uint i=0; i<num_devices; i++) {
148     err = clGetDeviceInfo(devices[i], CL_DEVICE_NAME, 1024,
149         cl_device_name, 0);
150     if (err != CL_SUCCESS) {
151         printf("ERROR: Failed to get device name for device %d!\n", i);
152         printf("ERROR: Test failed\n");
153         return EXIT_FAILURE;
154     }
155     printf("CL_DEVICE_NAME %s\n", cl_device_name);
156     if(strcmp(cl_device_name, target_device_name) == 0) {
157         device_id = devices[i];
158         device_found = 1;
159         printf("Selected %s as the target device\n", cl_device_name);
160     }
161 }
162 if (!device_found) {
163     printf("ERROR: Target device %s not found. Exit.\n",
164         target_device_name);
165     return EXIT_FAILURE;
166 }
167
168 // Create a compute context

```

```

167 //
168 context = clCreateContext(0, 1, &device_id, NULL, NULL, &err);
169 if (!context) {
170     printf("ERROR: Failed to create a compute context!\n");
171     printf("ERROR: Test failed\n");
172     return EXIT_FAILURE;
173 }
174
175 // Create a command commands
176 commands = clCreateCommandQueue(context, device_id,
    CL_QUEUE_PROFILING_ENABLE | CL_QUEUE_OUT_OF_ORDER_EXEC_MODE_ENABLE,
    &err);
177 if (!commands) {
178     printf("ERROR: Failed to create a command commands!\n");
179     printf("ERROR: code %i\n", err);
180     printf("ERROR: Test failed\n");
181     return EXIT_FAILURE;
182 }
183
184 cl_int status;
185
186 // Create Program Objects
187 // Load binary from disk
188 unsigned char *kernelbinary;
189 char *xclbin = argv[1];
190
191 //-----
192 // xclbin
193 //-----
194 printf("INFO: loading xclbin %s\n", xclbin);
195 cl_uint n_i0 = load_file_to_memory(xclbin, (char **) &kernelbinary);
196 if (n_i0 < 0) {
197     printf("ERROR: failed to load kernel from xclbin: %s\n", xclbin);
198     printf("ERROR: Test failed\n");
199     return EXIT_FAILURE;
200 }
201
202 size_t n0 = n_i0;
203
204 // Create the compute program from offline
205 program = clCreateProgramWithBinary(context, 1, &device_id, &n0,
206     (const unsigned char **)
        &kernelbinary, &status, &err);
207
208 free(kernelbinary);
209
210 if ((!program) || (err!=CL_SUCCESS)) {

```

```

210     printf("ERROR: Failed to create compute program from binary
211           %d!\n", err);
212     printf("ERROR: Test failed\n");
213     return EXIT_FAILURE;
214 }
215
216 // Build the program executable
217 //
218 err = clBuildProgram(program, 0, NULL, NULL, NULL, NULL);
219 if (err != CL_SUCCESS) {
220     size_t len;
221     char buffer[2048];
222
223     printf("ERROR: Failed to build program executable!\n");
224     clGetProgramBuildInfo(program, device_id, CL_PROGRAM_BUILD_LOG,
225                           sizeof(buffer), buffer, &len);
226     printf("%s\n", buffer);
227     printf("ERROR: Test failed\n");
228     return EXIT_FAILURE;
229 }
230
231 // Create the compute kernel in the program we wish to run
232 //
233 kernel = clCreateKernel(program, "rtl_kernel_wizard_0", &err);
234 if (!kernel || err != CL_SUCCESS) {
235     printf("ERROR: Failed to create compute kernel!\n");
236     printf("ERROR: Test failed\n");
237     return EXIT_FAILURE;
238 }
239
240 // Create structs to define memory bank mapping
241 cl_mem_ext_ptr_t mem_ext;
242 mem_ext.obj = NULL;
243 mem_ext.param = kernel;
244
245 mem_ext.flags = 1;
246 d_axi00_ptr0 = clCreateBuffer(context, CL_MEM_READ_WRITE |
247                               CL_MEM_EXT_PTR_XILINX, sizeof(cl_uint) * number_of_words,
248                               &mem_ext, &err);
249 if (err != CL_SUCCESS) {
250     std::cout << "Return code for clCreateBuffer flags=" <<
251               mem_ext.flags << ": " << err << std::endl;
252 }

```



```

251
252 if (!(d_axi00_ptr0)) {
253     printf("ERROR: Failed to allocate device memory!\n");
254     printf("ERROR: Test failed\n");
255     return EXIT_FAILURE;
256 }
257
258
259 err = clEnqueueWriteBuffer(commands, d_axi00_ptr0, CL_TRUE, 0,
    sizeof(cl_uint) * number_of_words, h_data, 0, NULL, NULL);
260 if (err != CL_SUCCESS) {
261     printf("ERROR: Failed to write to source array h_data:
        d_axi00_ptr0: %d!\n", err);
262     printf("ERROR: Test failed\n");
263     return EXIT_FAILURE;
264 }
265
266
267 // Set the arguments to our compute kernel
268 // cl_uint vector_length = MAX_LENGTH;
269 err = 0;
270 cl_uint d_scalar00 = 0;
271 err |= clSetKernelArg(kernel, 0, sizeof(cl_uint), &d_scalar00); // Not
    used in example RTL logic.
272 err |= clSetKernelArg(kernel, 1, sizeof(cl_mem), &d_axi00_ptr0);
273
274 if (err != CL_SUCCESS) {
275     printf("ERROR: Failed to set kernel arguments! %d\n", err);
276     printf("ERROR: Test failed\n");
277     return EXIT_FAILURE;
278 }
279
280 size_t global[1];
281 size_t local[1];
282 // Execute the kernel over the entire range of our 1d input data set
283 // using the maximum number of work group items for this device
284
285 global[0] = 1;
286 local[0] = 1;
287 err = clEnqueueNDRangeKernel(commands, kernel, 1, NULL,
    (size_t*)&global, (size_t*)&local, 0, NULL, NULL);
288 if (err) {
289     printf("ERROR: Failed to execute kernel! %d\n", err);
290     printf("ERROR: Test failed\n");
291     return EXIT_FAILURE;
292 }

```

```

293
294     clFinish(commands);
295
296
297     // Read back the results from the device to verify the output
298     //
299     cl_event readevent;
300
301     err = 0;
302     err |= clEnqueueReadBuffer( commands, d_axi00_ptr0, CL_TRUE, 0,
        sizeof(cl_uint) * number_of_words, h_axi00_ptr0_output, 0, NULL,
        &readevent );
303
304
305     if (err != CL_SUCCESS) {
306         printf("ERROR: Failed to read output array! %d\n", err);
307         printf("ERROR: Test failed\n");
308         return EXIT_FAILURE;
309     }
310     clWaitForEvents(1, &readevent);
311     // Check Results
312
313     for (cl_uint i = 0; i < number_of_words; i++) {
314         if ((h_data[i]/16 - 11) != h_axi00_ptr0_output[i]) {
315             printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d
        (host addr 0x%03x) - input=%d (0x%x), output=%d (0x%x)\n",
        i, i*4, h_data[i], h_data[i], h_axi00_ptr0_output[i],
        h_axi00_ptr0_output[i]);
316             check_status = 1;
317         }
318         // printf("i=%d, input=%d, output=%d\n", i, h_axi00_ptr0_input[i],
        h_axi00_ptr0_output[i]);
319     }
320
321
322     //-----
323     // Shutdown and cleanup
324     //-----
325     clReleaseMemObject(d_axi00_ptr0);
326     free(h_axi00_ptr0_output);
327
328
329
330     free(h_data);
331     clReleaseProgram(program);
332     clReleaseKernel(kernel);

```

```
333     clReleaseCommandQueue(commands);
334     clReleaseContext(context);
335
336     if (check_status) {
337         printf("ERROR: Test failed\n");
338         return EXIT_FAILURE;
339     } else {
340         printf("INFO: Test completed successfully.\n");
341         return EXIT_SUCCESS;
342     }
343
344
345 } // end of main
```

ПРИЛОЖЕНИЕ Б

СОДЕРЖИМОЕ LOG-ФАЙЛА

Листинг Б.1 — Содержимое log-файла

```

1 INFO: [v++ 60-1306] Additional information associated with this v++ link
   can be found at:
2   Reports: /iu_home/iu7044/_x/reports/link
3   Log files: /iu_home/iu7044/_x/logs/link
4 INFO: [v++ 60-1548] Creating build summary session with primary output
   /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
   at Thu Dec 9 01:02:14 2021
5 INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Dec
   9 01:02:14 2021
6 INFO: [v++ 60-1315] Creating rulecheck session with output
   '/iu_home/iu7044/_x/reports/link/v++_link_vinc_guidance.html', at Thu
   Dec 9 01:02:33 2021
7 INFO: [v++ 60-895] Target platform:
   /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
8 INFO: [v++ 60-1578] This platform contains Device Support Archive
   '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
9 INFO: [v++ 74-74] Compiler Version string: 2020.2
10 INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been
   explicitly enabled for this release.
11 INFO: [v++ 60-629] Linking for hardware target
12 INFO: [v++ 60-423] Target device: xilinx_u200_xdma_201830_2
13 INFO: [v++ 60-1332] Run 'run_link' status: Not started
14 INFO: [v++ 60-1443] [01:03:28] Run run_link: Step system_link: Started
15 INFO: [v++ 60-1453] Command Line: system_link --xo
   /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/src/vitis_rtl_kernel/rtl_kernel
   --config /iu_home/iu7044/_x/link/int/syslinkConfig.ini --xpfm
   /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
   --target hw --output_dir /iu_home/iu7044/_x/link/int --temp_dir
   /iu_home/iu7044/_x/link/sys_link
16 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
17 INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at
   Thu Dec 9 01:03:43 2021
18 INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file
   /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/src/vitis_rtl_kernel/rtl_kernel
19 INFO: [SYSTEM_LINK 82-53] Creating IP database
   /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
20 INFO: [SYSTEM_LINK 82-38] [01:03:45] build_xd_ip_db started:
   /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0 --sds-pf
   /iu_home/iu7044/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm --clkid
   0 -ip

```

```

    /iu_home/iu7044/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl_kernel_wizard_0_1
    -o /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
21 INFO: [SYSTEM_LINK 82-37] [01:04:19] build_xd_ip_db finished successfully
22 Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak =
    1557.891 ; gain = 0.000 ; free physical = 54402 ; free virtual = 215693
23 INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
24 INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system
    connectivity graph:
    /iu_home/iu7044/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
25 INFO: [SYSTEM_LINK 82-38] [01:04:19] cfgen started:
    /data/Xilinx/Vitis/2020.2/bin/cfgen -nk rtl_kernel_wizard_0:1:vinc0
    -slr vinc0:SLR1 -sp vinc0.m00_axi:DDR[1] -dmckid 0 -r
    /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o
    /iu_home/iu7044/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
26 INFO: [CFGGEN 83-0] Kernel Specs:
27 INFO: [CFGGEN 83-0] kernel: rtl_kernel_wizard_0, num: 1 {vinc0}
28 INFO: [CFGGEN 83-0] Port Specs:
29 INFO: [CFGGEN 83-0] kernel: vinc0, k_port: m00_axi, sptag: DDR[1]
30 INFO: [CFGGEN 83-0] SLR Specs:
31 INFO: [CFGGEN 83-0] instance: vinc0, SLR: SLR1
32 INFO: [CFGGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to
    DDR[1] for directive vinc0.m00_axi:DDR[1]
33 INFO: [SYSTEM_LINK 82-37] [01:04:49] cfgen finished successfully
34 Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak =
    1557.891 ; gain = 0.000 ; free physical = 57689 ; free virtual = 217477
35 INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
36 INFO: [SYSTEM_LINK 82-38] [01:04:49] cf2bd started:
    /data/Xilinx/Vitis/2020.2/bin/cf2bd --linux --trace_buffer 1024
    --input_file /iu_home/iu7044/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
    --ip_db /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
    --cf_name dr --working_dir /iu_home/iu7044/_x/link/sys_link/_sysl/.xsd
    --temp_dir /iu_home/iu7044/_x/link/sys_link --output_dir
    /iu_home/iu7044/_x/link/int --target_bd pfm_dynamic.bd
37 INFO: [CF2BD 82-31] Launching cf2xd: cf2xd --linux --trace-buffer 1024 -i
    /iu_home/iu7044/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r
    /iu_home/iu7044/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
38 INFO: [CF2BD 82-28] cf2xd finished successfully
39 INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd --disable-address-gen -bd
    pfm_dynamic.bd -dn dr -dp /iu_home/iu7044/_x/link/sys_link/_sysl/.xsd
40 INFO: [CF2BD 82-28] cf_xsd finished successfully
41 INFO: [SYSTEM_LINK 82-37] [01:05:06] cf2bd finished successfully
42 Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak =
    1557.891 ; gain = 0.000 ; free physical = 57560 ; free virtual = 217396
43 INFO: [v++ 60-1441] [01:05:07] Run run_link: Step system_link: Completed
44 Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak =
    1585.129 ; gain = 0.000 ; free physical = 57576 ; free virtual = 217411

```

```

45 INFO: [v++ 60-1443] [01:05:07] Run run_link: Step cf2sw: Started
46 INFO: [v++ 60-1453] Command Line: cf2sw -sdsl
    /iu_home/iu7044/_x/link/int/sdsl.dat -rtd
    /iu_home/iu7044/_x/link/int/cf2sw.rtd -nofilter
    /iu_home/iu7044/_x/link/int/cf2sw_full.rtd -xclbin
    /iu_home/iu7044/_x/link/int/xclbin_orig.xml -o
    /iu_home/iu7044/_x/link/int/xclbin_orig.1.xml
47 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
48 INFO: [v++ 60-1441] [01:05:25] Run run_link: Step cf2sw: Completed
49 Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak =
    1585.129 ; gain = 0.000 ; free physical = 58137 ; free virtual = 217404
50 INFO: [v++ 60-1443] [01:05:25] Run run_link: Step rtd2_system_diagram:
    Started
51 INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
52 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
53 INFO: [v++ 60-1441] [01:05:36] Run run_link: Step rtd2_system_diagram:
    Completed
54 Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:11 . Memory (MB): peak =
    1585.129 ; gain = 0.000 ; free physical = 57544 ; free virtual = 216815
55 INFO: [v++ 60-1443] [01:05:36] Run run_link: Step vpl: Started
56 INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2
    --remote_ip_cache /iu_home/iu7044/.ipcache --output_dir
    /iu_home/iu7044/_x/link/int --log_dir /iu_home/iu7044/_x/logs/link
    --report_dir /iu_home/iu7044/_x/reports/link --config
    /iu_home/iu7044/_x/link/int/vplConfig.ini -k
    /iu_home/iu7044/_x/link/int/kernel_info.dat --webtalk_flag Vitis
    --temp_dir /iu_home/iu7044/_x/link --no-info --iprepo
    /iu_home/iu7044/_x/link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_wizard_0_1_
    --messageDb /iu_home/iu7044/_x/link/run_link/vpl.pb
    /iu_home/iu7044/_x/link/int/dr.bd.tcl
57 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
58
59 ***** vpl v2020.2 (64-bit)
60 **** SW Build (by xbuild) on 2020-11-18-05:13:29
61 ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
62
63 INFO: [VPL 60-839] Read in kernel information from file
    '/iu_home/iu7044/_x/link/int/kernel_info.dat '.
64 INFO: [VPL 74-74] Compiler Version string: 2020.2
65 INFO: [VPL 60-423] Target device: xilinx_u200_xdma_201830_2
66 INFO: [VPL 60-1032] Extracting hardware platform to
    /iu_home/iu7044/_x/link/vivado/vpl/.local/hw_platform
67 WARNING: /data/Xilinx/Vitis/2020.2/tps/lrx64/jre9.0.4 does not exist.
68 [01:11:18] Run vpl: Step create_project: RUNNING...
69 [01:11:18] Run vpl: Step create_project: Started
70 Creating Vivado project.

```

```

71 [01:11:52] Run vpl: Step create_project: Completed
72 [01:11:52] Run vpl: Step create_bd: Started
73 [01:13:35] Run vpl: Step create_bd: RUNNING...
74 [01:15:15] Run vpl: Step create_bd: RUNNING...
75 [01:16:50] Run vpl: Step create_bd: RUNNING...
76 [01:18:48] Run vpl: Step create_bd: RUNNING...
77 [01:20:25] Run vpl: Step create_bd: RUNNING...
78 [01:22:00] Run vpl: Step create_bd: Completed
79 [01:22:00] Run vpl: Step update_bd: Started
80 [01:22:02] Run vpl: Step create_bd: RUNNING...
81 [01:22:04] Run vpl: Step update_bd: Completed
82 [01:22:04] Run vpl: Step generate_target: Started
83 [01:23:40] Run vpl: Step generate_target: RUNNING...
84 [01:25:17] Run vpl: Step generate_target: RUNNING...
85 [01:26:46] Run vpl: Step generate_target: RUNNING...
86 [01:28:33] Run vpl: Step generate_target: RUNNING...
87 [01:30:05] Run vpl: Step generate_target: RUNNING...
88 [01:31:20] Run vpl: Step generate_target: Completed
89 [01:31:20] Run vpl: Step config_hw_runs: Started
90 [01:31:39] Run vpl: Step config_hw_runs: Completed
91 [01:31:39] Run vpl: Step synth: Started
92 [01:33:53] Top-level synthesis in progress.
93 [01:34:30] Top-level synthesis in progress.
94 [01:35:08] Top-level synthesis in progress.
95 [01:35:43] Top-level synthesis in progress.
96 [01:36:21] Top-level synthesis in progress.
97 [01:37:02] Top-level synthesis in progress.
98 [01:37:42] Top-level synthesis in progress.
99 [01:38:20] Top-level synthesis in progress.
100 [01:38:58] Top-level synthesis in progress.
101 [01:39:34] Top-level synthesis in progress.
102 [01:40:11] Top-level synthesis in progress.
103 [01:40:48] Top-level synthesis in progress.
104 [01:41:29] Top-level synthesis in progress.
105 [01:42:06] Top-level synthesis in progress.
106 [01:42:44] Top-level synthesis in progress.
107 [01:43:24] Top-level synthesis in progress.
108 [01:44:04] Top-level synthesis in progress.
109 [01:44:41] Run vpl: Step synth: Completed
110 [01:44:41] Run vpl: Step impl: Started
111 [02:44:32] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to
    platform). Elapsed time: 01h 38m 41s
112
113 [02:44:32] Starting logic optimization..
114 [02:54:58] Phase 1 Retarget
115 [02:57:35] Phase 2 Constant propagation

```



```

116 [02:59:26] Phase 3 Sweep
117 [03:04:26] Phase 4 BUFG optimization
118 [03:06:18] Phase 5 Shift Register Optimization
119 [03:06:54] Phase 6 Post Processing Netlist
120 [03:22:09] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed
    time: 00h 37m 37s
121
122 [03:22:09] Starting logic placement..
123 [03:27:13] Phase 1 Placer Initialization
124 [03:27:13] Phase 1.1 Placer Initialization Netlist Sorting
125 [03:42:49] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
126 [03:51:42] Phase 1.3 Build Placer Netlist Model
127 [04:05:09] Phase 1.4 Constrain Clocks/Macros
128 [04:06:24] Phase 2 Global Placement
129 [04:06:24] Phase 2.1 Floorplanning
130 [04:09:28] Phase 2.1.1 Partition Driven Placement
131 [04:09:28] Phase 2.1.1.1 PBP: Partition Driven Placement
132 [04:10:04] Phase 2.1.1.2 PBP: Clock Region Placement
133 [04:14:23] Phase 2.1.1.3 PBP: Compute Congestion
134 [04:15:02] Phase 2.1.1.4 PBP: UpdateTiming
135 [04:17:33] Phase 2.1.1.5 PBP: Add part constraints
136 [04:18:10] Phase 2.2 Update Timing before SLR Path Opt
137 [04:18:48] Phase 2.3 Global Placement Core
138 [04:43:32] Phase 2.3.1 Physical Synthesis In Placer
139 [04:55:06] Phase 3 Detail Placement
140 [04:55:06] Phase 3.1 Commit Multi Column Macros
141 [04:55:43] Phase 3.2 Commit Most Macros & LUTRAMs
142 [05:00:44] Phase 3.3 Small Shape DP
143 [05:00:44] Phase 3.3.1 Small Shape Clustering
144 [05:02:02] Phase 3.3.2 Flow Legalize Slice Clusters
145 [05:02:42] Phase 3.3.3 Slice Area Swap
146 [05:07:57] Phase 3.4 Place Remaining
147 [05:08:36] Phase 3.5 Re-assign LUT pins
148 [05:09:56] Phase 3.6 Pipeline Register Optimization
149 [05:09:56] Phase 3.7 Fast Optimization
150 [05:14:23] Phase 4 Post Placement Optimization and Clean-Up
151 [05:14:23] Phase 4.1 Post Commit Optimization
152 [05:23:51] Phase 4.1.1 Post Placement Optimization
153 [05:24:33] Phase 4.1.1.1 BUFG Insertion
154 [05:24:33] Phase 1 Physical Synthesis Initialization
155 [05:27:06] Phase 4.1.1.2 BUFG Replication
156 [05:29:42] Phase 4.1.1.3 Replication
157 [05:35:54] Phase 4.2 Post Placement Cleanup
158 [05:36:30] Phase 4.3 Placer Reporting
159 [05:36:30] Phase 4.3.1 Print Estimated Congestion
160 [05:38:21] Phase 4.4 Final Placement Cleanup

```

```

161 [06:49:48] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time:
    03h 27m 39s
162
163 [06:49:48] Starting logic routing..
164 [06:56:54] Phase 1 Build RT Design
165 [07:08:39] Phase 2 Router Initialization
166 [07:08:39] Phase 2.1 Fix Topology Constraints
167 [07:08:39] Phase 2.2 Pre Route Cleanup
168 [07:09:19] Phase 2.3 Global Clock Net Routing
169 [07:12:32] Phase 2.4 Update Timing
170 [07:26:39] Phase 2.5 Update Timing for Bus Skew
171 [07:26:39] Phase 2.5.1 Update Timing
172 [07:31:49] Phase 3 Initial Routing
173 [07:31:49] Phase 3.1 Global Routing
174 [07:36:54] Phase 4 Rip-up And Reroute
175 [07:36:54] Phase 4.1 Global Iteration 0
176 [07:56:15] Phase 4.2 Global Iteration 1
177 [08:02:06] Phase 4.3 Global Iteration 2
178 [08:06:35] Phase 4.4 Global Iteration 3
179 [08:09:43] Phase 4.5 Global Iteration 4
180 [08:12:18] Phase 5 Delay and Skew Optimization
181 [08:12:18] Phase 5.1 Delay CleanUp
182 [08:12:18] Phase 5.2 Clock Skew Optimization
183 [08:12:58] Phase 6 Post Hold Fix
184 [08:12:58] Phase 6.1 Hold Fix Iter
185 [08:12:58] Phase 6.1.1 Update Timing
186 [08:20:01] Phase 7 Route finalize
187 [08:20:38] Phase 8 Verifying routed nets
188 [08:21:54] Phase 9 Depositing Routes
189 [08:25:44] Phase 10 Route finalize
190 [08:26:22] Phase 11 Post Router Timing
191 [08:33:16] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 43m
    28s
192
193 [08:33:16] Starting bitstream generation..
194 [10:36:50] Creating bitmap...
195 [11:22:30] Writing bitstream
    ./pfm_top_i_dynamic_region_my_rm_partial.bit ...
196 [11:22:30] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed
    time: 02h 49m 13s
197 [11:25:41] Run vpl: Step impl: Completed
198 [11:25:51] Run vpl: FINISHED. Run Status: impl Complete!
199 INFO: [v++ 60-1441] [11:26:20] Run run_link: Step vpl: Completed
200 Time (s): cpu = 00:19:54 ; elapsed = 10:20:43 . Memory (MB): peak =
    1585.129 ; gain = 0.000 ; free physical = 69387 ; free virtual = 228013
201 INFO: [v++ 60-1443] [11:26:20] Run run_link: Step rtdgen: Started

```

```

202 INFO: [v++ 60-1453] Command Line: rtdgen
203 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
204 INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is
    being mapped to clock name 'DATA_CLK' in the xclbin
205 INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is
    being mapped to clock name 'KERNEL_CLK' in the xclbin
206 INFO: [v++ 60-1230] The compiler selected the following frequencies for
    the runtime controllable kernel clock(s) and scalable system clock(s):
    Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL)
    clock: clkwiz_kernel2_clk_out1 = 500
207 INFO: [v++ 60-1453] Command Line: cf2sw -a
    /iu_home/iu7044/_x/link/int/address_map.xml -sdsl
    /iu_home/iu7044/_x/link/int/sdsl.dat -xclbin
    /iu_home/iu7044/_x/link/int/xclbin_orig.xml -rtd
    /iu_home/iu7044/_x/link/int/vinc.rtd -o
    /iu_home/iu7044/_x/link/int/vinc.xml
208 INFO: [v++ 60-1652] Cf2sw returned exit code: 0
209 INFO: [v++ 60-2311]
    HPISystemDiagram::writeSystemDiagramAfterRunningVivado ,
    rtdInputFilePath: /iu_home/iu7044/_x/link/int/vinc.rtd
210 INFO: [v++ 60-2312]
    HPISystemDiagram::writeSystemDiagramAfterRunningVivado ,
    systemDiagramOutputFilePath:
    /iu_home/iu7044/_x/link/int/systemDiagramModelSlrBaseAddress.json
211 INFO: [v++ 60-1618] Launching
212 INFO: [v++ 60-1441] [11:26:35] Run run_link: Step rtdgen: Completed
213 Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak =
    1585.129 ; gain = 0.000 ; free physical = 69376 ; free virtual = 228002
214 INFO: [v++ 60-1443] [11:26:35] Run run_link: Step xclbinutil: Started
215 INFO: [v++ 60-1453] Command Line: xclbinutil --add-section
    DEBUG_IP_LAYOUT:JSON:/iu_home/iu7044/_x/link/int/debug_ip_layout.rtd
    --add-section BITSTREAM:RAW:/iu_home/iu7044/_x/link/int/partial.bit
    --force --target hw --key-value SYS:dfx_enable:true --add-section
    :JSON:/iu_home/iu7044/_x/link/int/vinc.rtd --append-section
    :JSON:/iu_home/iu7044/_x/link/int/appendSection.rtd --add-section
    CLOCK_FREQ_TOPOLOGY:JSON:/iu_home/iu7044/_x/link/int/vinc_xml.rtd
    --add-section
    BUILD_METADATA:JSON:/iu_home/iu7044/_x/link/int/vinc_build.rtd
    --add-section
    EMBEDDED_METADATA:RAW:/iu_home/iu7044/_x/link/int/vinc.xml
    --add-section
    SYSTEM_METADATA:RAW:/iu_home/iu7044/_x/link/int/systemDiagramModelSlrBaseAddress.json
    --output
    /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
216 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
217 XRT Build Version: 2.8.743 (2020.2)

```

```

218         Build Date: 2020-11-16 00:19:11
219         Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
220 Creating a default 'in-memory' xclbin image.
221
222 Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
223 Size   : 440 bytes
224 Format : JSON
225 File   : '/iu_home/iu7044/_x/link/int/debug_ip_layout.rtd '
226
227 Section: 'BITSTREAM'(0) was successfully added.
228 Size   : 39676274 bytes
229 Format : RAW
230 File   : '/iu_home/iu7044/_x/link/int/partial.bit '
231
232 Section: 'MEM_TOPOLOGY'(6) was successfully added.
233 Format : JSON
234 File   : 'mem_topology '
235
236 Section: 'IP_LAYOUT'(8) was successfully added.
237 Format : JSON
238 File   : 'ip_layout '
239
240 Section: 'CONNECTIVITY'(7) was successfully added.
241 Format : JSON
242 File   : 'connectivity '
243
244 Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
245 Size   : 274 bytes
246 Format : JSON
247 File   : '/iu_home/iu7044/_x/link/int/vinc_xml.rtd '
248
249 Section: 'BUILD_METADATA'(14) was successfully added.
250 Size   : 3152 bytes
251 Format : JSON
252 File   : '/iu_home/iu7044/_x/link/int/vinc_build.rtd '
253
254 Section: 'EMBEDDED_METADATA'(2) was successfully added.
255 Size   : 2759 bytes
256 Format : RAW
257 File   : '/iu_home/iu7044/_x/link/int/vinc.xml '
258
259 Section: 'SYSTEM_METADATA'(22) was successfully added.
260 Size   : 5853 bytes
261 Format : RAW
262 File   :
    '/iu_home/iu7044/_x/link/int/systemDiagramModelSlrBaseAddress.json '

```

```

263
264 Section: 'IP_LAYOUT'(8) was successfully appended to.
265 Format : JSON
266 File   : 'ip_layout'
267 Successfully wrote (39698905 bytes) to the output file:
      /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
268 Leaving xclbinutil.
269 INFO: [v++ 60-1441] [11:26:37] Run run_link: Step xclbinutil: Completed
270 Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:02 . Memory (MB): peak =
      1585.129 ; gain = 0.000 ; free physical = 69334 ; free virtual = 227998
271 INFO: [v++ 60-1443] [11:26:37] Run run_link: Step xclbinutilinfo: Started
272 INFO: [v++ 60-1453] Command Line: xclbinutil —quiet —force —info
      /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
      —input
      /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
273 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
274 INFO: [v++ 60-1441] [11:26:41] Run run_link: Step xclbinutilinfo: Completed
275 Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak =
      1585.129 ; gain = 0.000 ; free physical = 69282 ; free virtual = 227946
276 INFO: [v++ 60-1443] [11:26:41] Run run_link: Step generate_sc_driver:
      Started
277 INFO: [v++ 60-1453] Command Line:
278 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
279 INFO: [v++ 60-1441] [11:26:41] Run run_link: Step generate_sc_driver:
      Completed
280 Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak =
      1585.129 ; gain = 0.000 ; free physical = 69271 ; free virtual = 227935
281 INFO: [v++ 60-244] Generating system estimate report...
282 INFO: [v++ 60-1092] Generated system estimate report:
      /iu_home/iu7044/_x/reports/link/system_estimate_vinc.txt
283 INFO: [v++ 60-586] Created
      /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
284 INFO: [v++ 60-586] Created
      /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
285 INFO: [v++ 60-1307] Run completed. Additional information can be found in:
286   Guidance: /iu_home/iu7044/_x/reports/link/v++_link_vinc_guidance.html
287   Timing Report:
      /iu_home/iu7044/_x/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked
288   Vivado Log: /iu_home/iu7044/_x/logs/link/vivado.log
289   Steps Log File: /iu_home/iu7044/_x/logs/link/link.steps.log
290
291 INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate
      the relevant reports. Run the following command.
292   vitis_analyzer
      /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_k
293 INFO: [v++ 60-791] Total elapsed time: 10h 24m 48s

```

294 INFO: [v++ 60-1653] Closing dispatch client.

ПРИЛОЖЕНИЕ В

СОДЕРЖИМОЕ XCLBIN.INFO-ФАЙЛА

Листинг В.1 — Содержимое xclbin.info-файла

```

1
2
3 XRT Build Version: 2.8.743 (2020.2)
4     Build Date: 2020-11-16 00:19:11
5     Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
6
7 xclbin Information
8
9     Generated by:      v++ (2020.2) on 2020-11-18-05:13:29
10    Version:          2.8.743
11    Kernels:          rtl_kernel_wizard_0
12    Signature:
13    Content:           Bitstream
14    UUID (xclbin):     99fff744-14b1-4e1f-8911-c9b4849b3467
15    Sections:          DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY,
16                       IP_LAYOUT,
17                       CONNECTIVITY, CLOCK_FREQ_TOPOLOGY,
18                       BUILD_METADATA,
19                       EMBEDDED_METADATA, SYSTEM_METADATA,
20                       GROUP_CONNECTIVITY, GROUP_TOPOLOGY
21
22 Hardware Platform (Shell) Information
23
24     Vendor:           xilinx
25     Board:            u200
26     Name:             xdma
27     Version:          201830.2
28     Generated Version: Vivado 2018.3 (SW Build: 2568420)
29     Created:          Tue Jun 25 06:55:20 2019
30     FPGA Device:      xcu200
31     Board Vendor:     xilinx.com
32     Board Name:       xilinx.com:au200:1.0
33     Board Part:       xilinx.com:au200:part0:1.0
34     Platform VBNV:    xilinx_u200_xdma_201830_2
35     Static UUID:      c102e7af-b2b8-4381-992b-9a00cc3863eb
36     Feature ROM TimeStamp: 1561465320
37
38 Clocks
39
40     Name:             DATA_CLK
41     Index:            0

```



```

40      Type:          DATA
41      Frequency:    300 MHz
42
43      Name:          KERNEL_CLK
44      Index:         1
45      Type:          KERNEL
46      Frequency:    500 MHz
47
48 Memory Configuration
49 -----
50      Name:          bank0
51      Index:         0
52      Type:          MEM_DDR4
53      Base Address:  0x4000000000
54      Address Size:  0x4000000000
55      Bank Used:     No
56
57      Name:          bank1
58      Index:         1
59      Type:          MEM_DDR4
60      Base Address:  0x5000000000
61      Address Size:  0x4000000000
62      Bank Used:     Yes
63
64      Name:          bank2
65      Index:         2
66      Type:          MEM_DDR4
67      Base Address:  0x6000000000
68      Address Size:  0x4000000000
69      Bank Used:     No
70
71      Name:          bank3
72      Index:         3
73      Type:          MEM_DDR4
74      Base Address:  0x7000000000
75      Address Size:  0x4000000000
76      Bank Used:     No
77
78      Name:          PLRAM[0]
79      Index:         4
80      Type:          MEM_DRAM
81      Base Address:  0x3000000000
82      Address Size:  0x20000
83      Bank Used:     No
84
85      Name:          PLRAM[1]

```

86	Index:	5
87	Type:	MEM_DRAM
88	Base Address:	0x3000200000
89	Address Size:	0x20000
90	Bank Used:	No
91		
92	Name:	PLRAM[2]
93	Index:	6
94	Type:	MEM_DRAM
95	Base Address:	0x3000400000
96	Address Size:	0x20000
97	Bank Used:	No
98		
99	Kernel: rtl_kernel_wizard_0	
100		
101	Definition	
102	<hr/>	
103	Signature: rtl_kernel_wizard_0 (uint scalar00 , int* axi00_ptr0)	
104		
105	Ports	
106	<hr/>	
107	Port:	s_axi_control
108	Mode:	slave
109	Range (bytes):	0x1000
110	Data Width:	32 bits
111	Port Type:	addressable
112		
113	Port:	m00_axi
114	Mode:	master
115	Range (bytes):	0xFFFFFFFFFFFFFFFF
116	Data Width:	512 bits
117	Port Type:	addressable
118		
119	<hr/>	
120	Instance:	vinc0
121	Base Address:	0x1800000
122		
123	Argument:	scalar00
124	Register Offset:	0x010
125	Port:	s_axi_control
126	Memory:	<not applicable>
127		
128	Argument:	axi00_ptr0
129	Register Offset:	0x018
130	Port:	m00_axi
131	Memory:	bank1 (MEM_DDR4)

```

132
133 Generated By
134
135 Command:      v++
136 Version:      2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
137 Command Line: v++ --config
                /iu_home/iu7044/workspace/Alveo_lab1_nikulenko.cfg --connectivity.nk
                rtl_kernel_wizard_0:1:vinc0 --connectivity.slr vinc0:SLR1
                --connectivity.sp vinc0.m00_axi:DDR[1] --input_files
                /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/src/vitis_rtl_kernel/rtl_ker
                --link --optimize 0 --output
                /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_ker
                --platform xilinx_u200_xdma_201830_2 --report_level 0 --target hw
                --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
                --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
                --vivado.prop
                run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
                --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
138 Options:      --config
                /iu_home/iu7044/workspace/Alveo_lab1_nikulenko.cfg
139                --connectivity.nk rtl_kernel_wizard_0:1:vinc0
140                --connectivity.slr vinc0:SLR1
141                --connectivity.sp vinc0.m00_axi:DDR[1]
142                --input_files
                /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/src/vitis_
143                --link
144                --optimize 0
145                --output
                /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_ker
146                --platform xilinx_u200_xdma_201830_2
147                --report_level 0
148                --target hw
149                --vivado.prop
                run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
150                --vivado.prop
                run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
151                --vivado.prop
                run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
152                --vivado.prop
                run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplor
153                --vivado.prop
                run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
154
155 User Added Key Value Pairs
156

```

157	<empty>
158	