# СОДЕРЖАНИЕ

Введение	3								
Функциональная схема разрабатываемой аппаратной системы									
1.2 Изучение работа шины АХІ	4								
1.3 Сборка проекта	8								
1.4 Запуск программного обеспечения на хост-системе	8								
Ответы на контрольные вопросы	10								
Приложение A Содержимое файла host_example.cpp	12								
Приложение Б Содержимое log-файла	21								
Приложение В Солержимое xclbin.info-файда	31								

# **ВВЕДЕНИЕ**

Целью данной работы является изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Для достижения данной цели необходимо выполнить следующие задачи:

- изучить основные сведения о платформе Xilinx Alveo U200;
- разработать RTL описание ускорителя вычислений по индивидуальному варианту;
  - выполнить генерацию ядра ускорителя;
  - выполнить синтез и сборку бинарного модуля ускорителя;
- разработать и отладить тестирующее программное обеспечение на серверной хост-платформе;
  - провести тесты работы ускорителя вычислений.

# 1.1 Функциональная схема разрабатываемой аппаратной системы

## 1.2 Изучение работа шины AXI

По моему варианту требовалось реализовать функцию в соответствии с формулой 1.1.

$$R[i] = A[i]/16 - 11 (1.1)$$

 Листинг
 1.1
 —
 Изменный
 код
 модуля

 rtl\_kernel\_wizard\_0\_example\_adder.v

```
1 // Adder function
2 always @(posedge s_axis_aclk) begin
3 for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
4    d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH]/16 - 11;
5 end
6 end</pre>
```

Далее приведены диаграммы, иллюстрирующие процесс рукопожатия и пакетного чтения.

Чтобы указать завершение пакетного чтения и записи, устройство использует сигнал RLAST. На диаграмме этого нельзя увидеть, так как изначально было указано малое время симуляции.

Ниже на рисунке 1.1 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.




Рисунок 1.1 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.

Ниже на рисунке 1.2 приведена транзакция записи результата инкремента данных на шине АХІ4 ММ. Видно, что каждое прочитанное значение было инкрементировано.




Рисунок 1.2 — Транзакция записи результата инкремента данных на шине AXI4 MM

Ниже на рисунке 1.3 приведен инкремент данных на шине AXI4 MM.




Рисунок 1.3 — Инкремент данных на шине AXI4 MM

Ниже на рисунке 1.4 приведен фрагмент кода модуля tl\_kernel\_wizard\_0\_example\_adder.v (до изменения) с выполнением инкрементирования данных.

```
dl_constant <= ctrl_constant;
end

// Adder function
always @(posedge s_axis_aclk) begin
for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
    d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH] + d1_constant;
end
end
// Register inputs to fifo
always @(posedge s_axis_aclk) begin</pre>
```

Pисунок 1.4 — Код модуля tl\_kernel\_wizard\_0\_example\_adder.v с выполнением инкрементирования данных

Tеперь изменим модуль rtl\_kernel\_wizard\_0\_example\_adder.v, чтобы ускоритель выполнял предложенную функцию.




Рисунок 1.5 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.

Name	Value	800.000 ns  820	0.000 ns	840.000 ns	. I <sup>8</sup>	50.000 n	5 l <sup>8</sup>	80.000 ns	900.000 ns	920.000 ns	940.000 ns	960.000 ns	980.000 ns
¼ ap_clk	1				П		Ш						
> W m00_axi_awvalid[0:0]	0		0		χĖ					0			
> ® m00_axi_awready[0:0]	0		1			O X				1			
> W m00_axi_awaddr[63:0]	f21f0773226c1000	f21f0773226c0000			f21f0773226c1000								
> <b>W</b> m00_axi_awlen[7:0]	3f							3f					
> W m00_axi_wvalid[0:0]	0	Ö		$\chi_1\chi$	0	\1\0	XIXO	<u> </u>	\1\ C	1 0		0 1	0 11 0
> W m00_axi_wready[0:0]	1							1					
> <b>W</b> m00_axi_wdata[511:0]	ffffffsffffffsffffffsfffff	000000000000000000000000000000000000000	000000000000	Xfffffff	5ff.	\f	χ <b>f</b>	Xtttttttt8ttt	rtχππππ.	Xfffffffafff	ffff	trrrxrrrr	<del>π</del> χπππ
> W m00_axi_wstrb[63:0]	fffffffffffff					fffffffffff							
> W m00_axi_wlast[0:0]	0							0					
> M m00 avi hvalid0:01	0							0					

Рисунок 1.6 — Транзакция записи результата инкремента данных на шине  $AXI4\ MM$ 



Рисунок 1.7 — Инкремент данных на шине AXI4 MM

## 1.3 Сборка проекта

Ниже в листинге 1.2 приведено содержимое конфигурационного файла. В соответствии с вариантом требовалось использовать регионы SLR1 и DDR[1].

Листинг 1.2 — Содержимое конфигурационного файла

```
1 [connectivity]
2 nk=rtl_kernel_vinc:2:vinc0.vinc1
3 slr=vinc0:SLR1
4 sp=vinc0.axi4_0:DDR[1]
5 [vivado]
7 prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
8 prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
9 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
10 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
11 prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Содержимое файлов v++\*.log и \*.xclbin.info. приведено в приложениях Б и В.

### 1.4 Запуск программного обеспечения на хост-системе

Ниже, в листинге 1.3 приведены измененные части кода модифицированного модуля host example.cpp.

Листинг 1.3 — Модуль host\_example.cpp

```
1
       for (cl uint i = 0; i < number of words; <math>i++) {
2
3
           if ((h data[i]/16 - 11) != h axi00 ptr0 output[i]) {
               printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d
                   (host addr 0x\%03x) - input=\%d (0x\%x), output=\%d (0x\%x)\n,
                   i, i*4, h_{data[i]}, h_{data[i]}, h_{axi00\_ptr0\_output[i]},
                   h axi00 ptr0 output[i]);
5
               check status = 1;
           }
7
           // printf("i=%d, input=%d, output=%d\n", i,
              h_axi00_ptr0_input[i], h_axi00_ptr0_output[i]);
8
10 } // end of main
```

Ниже на рисунке 1.8 приведены результаты тестирования.

```
For help, type "help".

Type "apropos word" to search for commands related to "word"...

Reading symbols from rtl_kernel_wizard_0_host_example.exe...

(gdb) run

Starting program: /iu_home/iu7044/workspace/Alveo_tab1_nikulenko_kernels/vivado_rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_nost_example.exe vinc.xclbin

[Thread debugging using libthread_db enabled]

Using host libthread_db libtrary "/lib/x86_64-linux-gnu/libthread_db.so.1".

[New Thread 0x7ffff5b27700 (LWP 3022)]

INFO: Found 1 platforms

INFO: Selected platform 0 from Xilinx

INFO: Found 1 devices

C_DEVICE_NAME xilinx_u200_xdma_201830_2

Selected xilinx_u200_xdma_201830_2 as the target device

INFO: loading xclbin vinc.xclbin

[New Thread 0x7ffffefff700 (LWP 4293)]

[New Thread 0x7ffffefff700 (LWP 4293)]

[New Thread 0x7ffffefff700 (LWP 4295)]

[New Thread 0x7ffffefff700 (LWP 4295)]

[New Thread 0x7ffffeff700 (LWP 4295)]

[New Thread 0x7ffffeff700 (LWP 4298)]

INFO: Thread 0x7ffffeff700 (LWP 4298)]

INFO: Thread 0x7ffffeff700 (LWP 4298)]

INFO: Thread 0x7ffffeff700 (LWP 4298) exited]

[Thread 0x7ffffeff700 (LWP 3022) exited]

[Thread 0x7fffeff700 (LWP 4298) exited]

[Thread 0x7fffeff700 (LWP 4298) exited]

[Thread 0x7fffeff700 (LWP 4295) exited]
```

Рисунок 1.8 — Результаты тестирования

### Ответы на контрольные вопросы

- 1. Преимущества и недостатки XDMA и QDMA платформ Недостатки использовани XDMA:
- бОльшая латентность и меньшая пропускная способность за счет того, что данные сначало должны быть перемещены в память ускорителя.

Преимущества использования QDMA:

- предоставляет прямое потоковое соединение с низкой задержкой и большой пропускной способностью между хостом и ядрами;
- позволяет передавать поток данных непосредственно в логику FPGA параллельно с их обработкой.

# 2. Последовательность действий, необходимых для инициализации ускорителя со стороны хост-системы

- 1. С помощью вызова clGetPlatformIDs хост получает все платформы.
- 2. С помощью вызова clGetPlatformInfo хост получает имя платформы и затем выбирает платформу Xilinx.
  - 3. С помощью вызова clGetDeviceIDs хост получает ID устройства.
- 4. С помощью вызова clGetDeviceInfo хост получает информацию об устройстве.
- 5. С помощью вызова clCreateContext создается контекст для переменных.
- 6. С помощью вызова clCreateCommandQueue создается команда для устройтво-ускорителя.

# 3. Процедура запуска задания на исполнения в ускорительном ядре VINC

1. С помощью вызова load\_file\_to\_memory (см. приложение A) данные, бинарный поток (данные из \*.xclbin), копируются из ОЗУ в локальную память ускорителя посредством DMA.

- 2. По итогу выполнения clCreateProgramWithBinary, clBuildProgram и clCreateKernel создается исполняемый файл (уже в памяти устройства-ускорителя).
- 3. С помощью clCreateBuffer и clEnqueueWriteBuffer данные, подлежащие обработке, копируются из ОЗУ в локальную память ускорителя посредством DMA (с помощью второй команды осуществляется передача указателей на начало буферов исходных операндов).
- 4. С помощью двух вызовов clSetKernelArg указываются параметры (в данном случае это d\_scalar00 и d\_axi00\_ptr0).
- 5. С помощью команды clEnqueueNDRangeKernel запускается исполнение ядра (программы на ускорителе).
- 6. С помощью команды clEnqueueReadBuffer выполняется чтение готовых данных.
  - 4. Процесс линковки на основании содержимого log-файла Процесс сборки состоит из шести этапов (фаз).
- 1. Анализ конфигурационного файла, анализ профиля устройства, поиск необходимых аппаратных компонентов, интерфейсов;
- 2. FPGA linking synthesized kernels to platform (Block-level synthesis, Top-level synthesis);
- 3. FPGA logic optimization (минимизация логики (булевой) для оптимизации площади, минимизации задержек);
- 4. FPGA logic placement (Преобразование булевых уравнений в схему логики ПЛИС. Выбор конкретного места для каждого логического блока в ПЛИС);
- 5. FPGA routing (разводка [создание соединений между логическими блоками]);
- 6. FPGA bitstream generation (генерирование файла с программной информацией для отправки его на ПЛИС [\*.xclbin файл]);

#### ПРИЛОЖЕНИЕ А

# СОДЕРЖИМОЕ ФАЙЛА HOST EXAMPLE.CPP

### Листинг A.1 — Содержимое файла host example.cpp

```
1 // This is a generated file. Use and modify at your own risk.
3
5 Vendor: Xilinx
6 Associated Filename: main.c
7 #Purpose: This example shows a basic vector add +1 (constant) by
     manipulating
8 #
            memory inplace.
                          ************
10
11 #include <fcntl.h>
12 #include < stdio.h>
13 #include <iostream>
14 #include < stdlib.h>
15 #include < string . h>
16 #include <math.h>
17 # if def WINDOWS
18 #include <io.h>
19 #else
20 #include <unistd.h>
21 #include < sys / time . h>
22 #endif
23 #include <assert.h>
24 #include < stdbool.h>
25 #include <sys/types.h>
26 #include < sys / stat . h>
27 | #include < CL/opencl.h>
28 #include <CL/cl ext.h>
29 #include "xclhal2.h"
30
  32
33 #define NUM WORKGROUPS (1)
34 #define WORKGROUP SIZE (256)
35 #define MAX LENGTH 8192
36 #define MEM ALIGNMENT 4096
37 #if defined (VITIS PLATFORM) &&! defined (TARGET DEVICE)
38 #define STR VALUE(arg)
39 #define GET_STRING(name) STR_VALUE(name)
40 #define TARGET DEVICE GET STRING(VITIS PLATFORM)
```

```
41 #endif
42
44
  cl uint load file to memory(const char *filename, char **result)
45
46 {
47
       cl uint size = 0;
       FILE *f = fopen(filename, "rb");
48
49
       if (f = NULL) {
50
           *result = NULL;
51
           return -1; // -1 means file opening fail
52
       fseek (f, 0, SEEK_END);
53
       size = ftell(f);
54
55
       fseek (f, 0, SEEK SET);
56
       *result = (char *) malloc(size+1);
       if (size != fread(*result, sizeof(char), size, f)) {
57
           free (* result);
58
           return -2; // -2 means file reading fail
59
60
       }
61
       fclose(f);
62
       (*result)[size] = 0;
63
       return size;
64 }
65
66 int main(int argc, char** argv)
67 {
68
69
       cl int err;
                                                // error code returned from api
          calls
70
       cl uint check status = 0;
       const cl uint number of words = 4096; // 16KB of data
71
72
73
74
       cl_platform_id platform_id;
                                            // platform id
75
       cl device id device id;
                                             // compute device id
76
       cl_context context;
                                             // compute context
77
       cl command queue commands;
                                             // compute command queue
78
       cl_program program;
                                             // compute programs
79
       cl kernel kernel;
                                             // compute kernel
80
81
       cl_uint* h_data;
                                                          // host memory for
          input vector
82
       char cl_platform_vendor[1001];
       char target device name[1001] = TARGET DEVICE;
83
84
```

```
85
       cl uint* h axi00 ptr0 output =
           (cl uint*) aligned alloc (MEM ALIGNMENT, MAX LENGTH *
           sizeof(cl uint*)); // host memory for output vector
86
       cl mem d axi00 ptr0;
                                                        // device memory used for
           a vector
87
       if (argc != 2) {
88
89
            printf("Usage: %s xclbin\n", argv[0]);
90
            return EXIT FAILURE;
91
       }
92
93
       // Fill our data sets with pattern
       h_{data} = (cl_{uint}) a ligned_alloc (MEM_ALIGNMENT, MAX_LENGTH *
94
           sizeof(cl uint*));
       for (cl uint i = 0; i < MAX LENGTH; i++) {
95
96
            h_{data}[i] = i;
97
            h \quad axi00 \quad ptr0 \quad output[i] = 0;
98
       }
99
100
101
       // Get all platforms and then select Xilinx platform
102
       cl platform id platforms [16];
                                        // platform id
103
       cl uint platform count;
104
       cl uint platform found = 0;
       err = clGetPlatformIDs(16, platforms, &platform count);
105
        if (err != CL SUCCESS) {
106
            printf("ERROR: Failed to find an OpenCL platform!\n");
107
            printf("ERROR: Test failed\n");
108
109
            return EXIT FAILURE;
110
       }
       printf("INFO: Found %d platforms\n", platform count);
111
112
113
       // Find Xilinx Plaftorm
114
       for (cl uint iplat=0; iplat<platform count; iplat++) {
            err = clGetPlatformInfo(platforms[iplat], CL_PLATFORM_VENDOR,
115
               1000, (void *) cl platform vendor, NULL);
            if (err != CL SUCCESS) {
116
117
                printf("ERROR: clGetPlatformInfo(CL PLATFORM VENDOR)
                    failed! \n");
                printf("ERROR: Test failed \n");
118
                return EXIT FAILURE;
119
120
            }
            if (strcmp(cl platform vendor, "Xilinx") == 0) {
121
                printf("INFO: Selected platform %d from %s\n", iplat,
122
                    cl platform vendor);
                platform id = platforms[iplat];
123
```

```
124
                platform found = 1;
125
            }
126
        }
127
        if (!platform_found) {
128
            printf("ERROR: Platform Xilinx not found. Exit.\n");
            return EXIT FAILURE;
129
130
        }
131
132
        // Get Accelerator compute device
133
        cl uint num devices;
134
        cl uint device found = 0;
        cl device id devices [16]; // compute device id
135
        char cl_device_name[1001];
136
        {\tt err} = {\tt clGetDeviceIDs(platform\_id}\;,\; {\tt CL\_DEVICE\_TYPE\_ACCELERATOR},\;\; 16\,,
137
           devices, &num devices);
138
        printf("INFO: Found %d devices\n", num_devices);
139
        if (err != CL SUCCESS) {
140
            printf("ERROR: Failed to create a device group!\n");
            printf("ERROR: Test failed\n");
141
142
            return -1;
143
        }
144
145
        //iterate all devices to select the target device.
146
        for (cl uint i=0; i<num devices; i++) {
            err = clGetDeviceInfo(devices[i], CL_DEVICE_NAME, 1024,
147
                cl device name, 0);
            if (err != CL_SUCCESS) {
148
                 printf("ERROR: Failed to get device name for device %d!\n", i);
149
150
                 printf("ERROR: Test failed\n");
151
                return EXIT FAILURE;
152
            printf("CL DEVICE NAME %s\n", cl device name);
153
            if (strcmp (cl device name, target device name) == 0) {
154
155
                device id = devices[i];
156
                device\_found = 1;
                 printf("Selected %s as the target device\n", cl device name);
157
158
            }
159
        }
160
        if (!device found) {
161
            printf("ERROR: Target device %s not found. Exit.\n",
162
                target_device_name);
            return EXIT FAILURE;
163
164
        }
165
166
        // Create a compute context
```

```
167
168
       context = clCreateContext(0, 1, &device id, NULL, NULL, &err);
169
        if (!context) {
            printf("ERROR: Failed to create a compute context!\n");
170
171
            printf("ERROR: Test failed\n");
            return EXIT FAILURE;
172
173
       }
174
175
       // Create a command commands
176
       commands = clCreateCommandQueue(context, device id,
           CL QUEUE PROFILING ENABLE | CL QUEUE OUT OF ORDER EXEC MODE ENABLE,
           &err);
177
       if (!commands) {
            printf("ERROR: Failed to create a command commands! \n");
178
179
            printf("ERROR: code %i\n",err);
180
            printf("ERROR: Test failed\n");
            return EXIT FAILURE;
181
182
       }
183
184
       cl int status;
185
186
       // Create Program Objects
       // Load binary from disk
187
188
       unsigned char *kernelbinary;
189
       char *xclbin = argv[1];
190
191
192
       // xclbin
193
194
        printf("INFO: loading xclbin %s\n", xclbin);
195
       cl_uint n_i0 = load_file_to_memory(xclbin, (char **) &kernelbinary);
       if (n i0 < 0) {
196
            printf("ERROR: failed to load kernel from xclbin: %s\n", xclbin);
197
198
            printf("ERROR: Test failed\n");
            return EXIT_FAILURE;
199
200
       }
201
202
       size t n0 = n i0;
203
       // Create the compute program from offline
204
       program = clCreateProgramWithBinary(context, 1, &device id, &n0,
205
                                              (const unsigned char **)
206
                                                  &kernelbinary, &status, &err);
207
       free (kernelbinary);
208
        if ((!program) || (err!=CL_SUCCESS)) {
209
```

```
210
            printf("ERROR: Failed to create compute program from binary
               %d!\n", err);
            printf("ERROR: Test failed \n");
211
212
            return EXIT FAILURE;
213
       }
214
215
216
       // Build the program executable
217
218
       err = clBuildProgram (program, 0, NULL, NULL, NULL, NULL);
219
       if (err != CL SUCCESS) {
220
            size t len;
221
            char buffer [2048];
222
223
            printf("ERROR: Failed to build program executable!\n");
224
            clGetProgramBuildInfo(program\,,\;\;device\_id\,,\;\;CL\_PROGRAM\_BUILD\_LOG,
               sizeof(buffer), buffer, &len);
            printf("%s\n", buffer);
225
            printf("ERROR: Test failed\n");
226
227
            return EXIT_FAILURE;
228
       }
229
230
       // Create the compute kernel in the program we wish to run
231
232
       kernel = clCreateKernel(program, "rtl kernel wizard 0", &err);
233
        if (!kernel || err != CL SUCCESS) {
234
            printf("ERROR: Failed to create compute kernel!\n");
235
            printf("ERROR: Test failed\n");
            return EXIT_FAILURE;
236
237
       }
238
239
       // Create structs to define memory bank mapping
240
       cl mem ext ptr t mem ext;
241
       mem ext.obj = NULL;
242
       mem_ext.param = kernel;
243
244
245
       mem ext. flags = 1;
246
       d axi00 ptr0 = clCreateBuffer(context, CL MEM READ WRITE |
           CL MEM EXT PTR XILINX, sizeof(cl uint) * number of words,
           &mem ext, &err);
247
       if (err != CL SUCCESS) {
248
          std::cout << "Return code for clCreateBuffer flags=" <<
             mem_ext.flags << ": " << err << std::endl;
       }
249
250
```

```
251
        if (!(d axi00_ptr0)) {
252
            printf("ERROR: Failed to allocate device memory!\n");
253
            printf("ERROR: Test failed\n");
254
255
            return EXIT FAILURE;
       }
256
257
258
259
       err = clEnqueueWriteBuffer(commands, d axi00 ptr0, CL TRUE, 0,
           sizeof(cl uint) * number of words, h data, 0, NULL, NULL);
260
        if (err != CL SUCCESS) {
            printf("ERROR: Failed to write to source array h data:
261
               d_axi00_ptr0: %d!\n", err);
262
            printf("ERROR: Test failed\n");
263
            return EXIT FAILURE;
264
       }
265
266
267
       // Set the arguments to our compute kernel
268
       // cl_uint vector_length = MAX_LENGTH;
269
       err = 0;
270
       cl uint d scalar 00 = 0;
       err |= clSetKernelArg(kernel, 0, sizeof(cl_uint), &d_scalar00); // Not
271
           used in example RTL logic.
272
       err |= clSetKernelArg(kernel, 1, sizeof(cl mem), &d axi00 ptr0);
273
274
        if (err != CL_SUCCESS) {
275
            printf("ERROR: Failed to set kernel arguments! %d\n", err);
276
            printf("ERROR: Test failed\n");
277
            return EXIT FAILURE;
278
       }
279
280
       size t global[1];
281
       size t local[1];
       // Execute the kernel over the entire range of our 1d input data set
282
283
       // using the maximum number of work group items for this device
284
285
       global[0] = 1;
       local[0] = 1;
286
       err = clEnqueueNDRangeKernel(commands, kernel, 1, NULL,
287
           (size t*)&global, (size t*)&local, 0, NULL, NULL);
288
        if (err) {
289
            printf("ERROR: Failed to execute kernel! %d\n", err);
290
            printf("ERROR: Test failed \n");
291
            return EXIT FAILURE;
292
       }
```

```
293
294
       clFinish (commands);
295
296
297
       // Read back the results from the device to verify the output
298
299
       cl event readevent;
300
301
       err = 0;
302
       err |= clEnqueueReadBuffer( commands, d axi00 ptr0, CL TRUE, 0,
           size of(cl_uint) * number_of_words, h_axi00_ptr0_output, 0, NULL,
          &readevent);
303
304
305
       if (err != CL SUCCESS) {
306
            printf("ERROR: Failed to read output array! %d\n", err);
307
            printf("ERROR: Test failed\n");
308
            return EXIT_FAILURE;
309
       }
310
       clWaitForEvents(1, &readevent);
311
       // Check Results
312
313
       for (cl uint i = 0; i < number of words; <math>i++) {
            if ((h_data[i]/16 - 11) != h_axi00_ptr0_output[i])  {
314
                printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d
315
                   (\text{host addr } 0x\%03x) - \text{input}=\%d (0x\%x), \text{ output}=\%d (0x\%x) \n",
                   i, i*4, h_data[i], h_data[i], h_axi00_ptr0_output[i],
                   h axi00 ptr0 output[i]);
316
                check status = 1;
317
           }
         318
             h_axi00_ptr0_output[i]);
319
       }
320
321
322
323
       // Shutdown and cleanup
324
325
       clReleaseMemObject(d axi00 ptr0);
       free(h axi00_ptr0_output);
326
327
328
329
330
       free (h data);
331
       clReleaseProgram (program);
332
       clReleaseKernel(kernel);
```

```
333
        clRelease Command Queue \, (\, commands\,) \; ;
334
         clReleaseContext(context);
335
        if (check_status) {
336
             printf("ERROR: Test failed \n");
337
             return EXIT_FAILURE;
338
339
         } else {
             printf("INFO: \ Test \ completed \ successfully. \backslash n");\\
340
             return EXIT_SUCCESS;
341
342
         }
343
344
345 \ // end of main
```

#### ПРИЛОЖЕНИЕ Б

# СОДЕРЖИМОЕ LOG-ФАЙЛА

## Листинг Б.1 — Содержимое log-файла

```
1|\text{INFO}: [v++60-1306] \text{ Additional information associated with this } v++ \text{link}
      can be found at:
      Reports: /iu home/iu7044/ x/reports/link
      Log files: /iu home/iu7044/ x/logs/link
4 INFO: [v++60-1548] Creating build summary session with primary output
      /iu home/iu7044/workspace/Alveo lab1 nikulenko kernels/vivado rtl kernel/rtl kernel
      at Thu Dec 9 01:02:14 2021
5|\text{INFO}: [v++60-1316] Initiating connection to rulecheck server, at Thu Dec
      9 01:02:14 2021
6 NFO: [v++60-1315] Creating rulecheck session with output
      '/iu home/iu7044/ x/reports/link/v++ link vinc guidance.html', at Thu
      Dec 9 01:02:33 2021
7 INFO: [v++60-895]
                        Target platform:
      opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2|.xpfm
8 NFO: [v++60-1578] This platform contains Device Support Archive
      '/opt/xilinx/platforms/xilinx u200 xdma 201830 2/hw/xilinx u200 xdma 2018$0 2.dsa'
9 INFO: [v++74-74] Compiler Version string: 2020.2
10 NFO: [v++ 60-1302] Platform 'xilinx u200 xdma 201830 2.xpfm' has been
      explicitly enabled for this release.
11 INFO: [v++60-629] Linking for hardware target
12 INFO: [v++60-423]
                       Target device: xilinx_u200_xdma_201830_2
13 NFO: [v++60-1332] Rum 'rum link' status: Not started
14|\text{INFO}: [v++60-1443] [01:03:28] \text{ Run run link}: \text{Step system link}: \text{Started}
15 NFO: [v++60-1453] Command Line: system link —xo
      /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/src/vitis_rtl_kernel/rtl_ker
     —config /iu home/iu7044/ x/link/int/syslinkConfig.ini —xpfm
      opt/xilinx/platforms/xilinx u200 xdma 201830 2/xilinx u200 xdma 201830 2/xpfm
     —target hw —output_dir /iu_home/iu7044/_x/link/int —temp_dir
      /iu home/iu7044/ x/link/sys link
16 | \text{INFO}: [v++60-1454] \text{ Run Directory}: /iu home/iu7044/ x/link/run link
17|	ext{INFO}: [SYSTEM LINK 60-1316] Initiating connection to rulecheck server, at
      Thu Dec 9 01:03:43 2021
18 INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file
      /iu home/iu7044/workspace/Alveo lab1 nikulenko kernels/src/vitis rtl kernel/rtl ker
19 INFO: [SYSTEM LINK 82-53] Creating IP database
      /iu\_home/iu7044/\_x/link/sys\_link/\_sysl/.cdb/xd\_ip\_db.xml
20 INFO: [SYSTEM LINK 82-38] [01:03:45] build xd ip db started:
      /data/Xilinx/Vitis/2020.2/bin/build xd ip db -ip search 0 -sds-pf
      /iu home/iu7044/ x/link/sys link/xilinx u200 xdma 201830 2.hpfm -clkid
      0 - ip
```

```
/iu_home/iu7044/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl kernel wtzard 0 1
               -o /iu home/iu7044/ x/link/sys link/ sysl/.cdb/xd ip db.xml
21 NFO: [SYSTEM LINK 82-37] [01:04:19] build xd ip db finished successfully
22 | \text{Time (s)}: \text{cpu} = 00:00:35 ; \text{elapsed} = 00:00:34 . \text{Memory (MB)}: \text{peak} = 00:00:00:34 . \text{peak} = 00:00:00:34 . \text{peak} = 00:00:
                1557.891 ; gain = 0.000 ; free physical = 54402 ; free virtual = 215693
23 NFO: [SYSTEM_LINK 82-51] Create system connectivity graph
24 INFO: [SYSTEM LINK 82-102] Applying explicit connections to the system
                connectivity graph:
                /iu home/iu7044/ x/link/sys link/cfgraph/cfgen cfgraph.xml
25 INFO: [SYSTEM LINK 82-38] [01:04:19] cfgen started:
               /data/Xilinx/Vitis/2020.2/bin/cfgen -nk rtl kernel wizard 0:1:vinc0
               -slr vinc0:SLR1-sp vinc0.m00 axi:DDR[1] -dmclkid 0-r
               /iu\_home/iu7044/\_x/link/sys\_link/\_sysl/.cdb/xd\_ip\_db.xml-o
               /iu home/iu7044/ x/link/sys link/cfgraph/cfgen cfgraph.xml
26 INFO: [CFGEN 83-0] Kernel Specs:
27 INFO: [CFGEN 83-0] kernel: rtl_kernel_wizard_0, num: 1 {vinc0}
28 INFO: [CFGEN 83-0] Port Specs:
29 INFO: [CFGEN 83-0]
                                                               kernel: vinc0, k_port: m00_axi, sptag: DDR[1]
30 INFO: [CFGEN 83-0] SLR Specs:
31 INFO: [CFGEN 83-0]
                                                             instance: vinc0, SLR: SLR1
32 NFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00 ptr0 to
               DDR[1] for directive vinc0.m00 axi:DDR[1]
33 INFO: [SYSTEM LINK 82-37] [01:04:49] cfgen finished successfully
34 Time (s): cpu = 00:00:29; elapsed = 00:00:30. Memory (MB): peak =
                1557.891; gain = 0.000; free physical = 57689; free virtual = 217477
35 INFO: [SYSTEM LINK 82-52] Create top-level block diagram
36 INFO: [SYSTEM_LINK 82-38] [01:04:49] cf2bd started:
               /data/Xilinx/Vitis/2020.2/bin/cf2bd —linux —trace buffer 1024
               --input\_file /iu\_home/iu7044/\_x/link/sys\_link/cfgraph/cfgen\_cfgraph.xml
               —ip db/iu home/iu7044/ x/link/sys link/ sysl/.cdb/xd ip db.xml
               -cf_name dr -working_dir /iu_home/iu7044/_x/link/sys_link/_sysl/.xsd
               —temp_dir /iu_home/iu7044/_x/link/sys_link —output_dir
               /iu home/iu7044/ x/link/int —target bd pfm dynamic.bd
37 NFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i
               /iu\_home/iu7044/\_x/link/sys\_link/cfgraph/cfgen\_cfgraph.xml-r
                /iu\_home/iu7044/\_x/link/sys\_link/\_sysl/.cdb/xd\_ip\_db.xml-o-dr.xml
38 INFO: [CF2BD 82-28] cf2xd finished successfully
39 NFO: [CF2BD 82-31] Launching cf xsd: cf xsd -disable-address-gen -bd
                pfm_dynamic.bd -dn dr -dp /iu_home/iu7044/_x/link/sys_link/_sysl/.xsd
40 INFO: [CF2BD 82-28] cf xsd finished successfully
41 INFO: [SYSTEM LINK 82-37] [01:05:06] cf2bd finished successfully
42 | \text{Time } (s): \text{cpu} = 00:00:14 ; \text{elapsed} = 00:00:17 . \text{Memory } (MB): \text{peak} = 00:00:17 . \text{Memory} (MB): \text{peak} = 00:00:00:17 . \text{Memory} (MB): \text{peak} = 00:00:17 . \text{Memory} (MB): 
                1557.891; gain = 0.000; free physical = 57560; free virtual = 217396
43 NFO: [v++60-1441] [01:05:07] Run run_link: Step system_link: Completed
44 Time (s): cpu = 00:01:34; elapsed = 00:01:38. Memory (MB): peak = 00:01:38
                1585.129 ; gain = 0.000 ; free physical = 57576 ; free virtual = 217411
```

```
45 INFO: [v++ 60-1443] [01:05:07] Run run link: Step cf2sw: Started
46 INFO: [v++60-1453] Command Line: cf2sw-sdsl
      /iu_home/iu7044/_x/link/int/sdsl.dat-rtd
      /iu home/iu7044/ x/link/int/cf2sw.rtd -nofilter
      /iu_home/iu7044/_x/link/int/cf2sw_full.rtd-xclbin
      /iu_home/iu7044/_x/link/int/xclbin_orig.xml-o
      /iu home/iu7044/ x/link/int/xclbin orig.1.xml
47 INFO: [v++ 60-1454] Run Directory: /iu home/iu7044/ x/link/run link
48 INFO: [v++60-1441] [01:05:25] Run run link: Step cf2sw: Completed
49 Time (s): cpu = 00:00:17; elapsed = 00:00:18. Memory (MB): peak = 00:00:18
      1585.129; gain = 0.000; free physical = 58137; free virtual = 217404
50 NFO: [v++60-1443] [01:05:25] Run run link: Step rtd2 system diagram:
      Started
51 INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
52 INFO: [v++ 60-1454] Run Directory: /iu home/iu7044/ x/link/run link
53 INFO: [v+60-1441] [01:05:36] Run run_link: Step rtd2_system_diagram:
      Completed
54 | \text{Time (s)}: \text{cpu} = 00:00:00.02 ; \text{elapsed} = 00:00:11 . \text{Memory (MB)}: \text{peak} = 00:00:00.02 . 
      1585.129; gain = 0.000; free physical = 57544; free virtual = 216815
55|INFO: [v++60-1443] [01:05:36] Run run_link: Step vpl: Started
56 NFO: [v++60-1453] Command Line: vpl-t hw -f xilinx u200 xdma 201830 2
     —remote ip cache /iu home/iu7044/.ipcache —output dir
      /iu\_home/iu7044/\_x/link/int — log\_dir /iu\_home/iu7044/\_x/logs/link
     -report_dir /iu_home/iu7044/_x/reports/link -config
     /iu_home/iu7044/_x/link/int/vplConfig.ini -k
     /iu home/iu7044/ x/link/int/kernel info.dat —webtalk flag Vitis
     —temp_dir /iu_home/iu7044/_x/link —no-info —iprepo
      /iu home/iu7044/ x/link/int/xo/ip repo/mycompany com kernel rtl kernel wizard 0 1
     —messageDb /iu home/iu7044/ x/link/run link/vpl.pb
      /iu home/iu7044/ x/link/int/dr.bd.tcl
57 NFO: [v++ 60-1454] Run Directory: /iu home/iu7044/ x/link/run link
58
59 \times ***** \text{ vpl } v2020.2 \text{ } (64-bit)
60
    *** SW Build (by xbuild) on 2020-11-18-05:13:29
61
      ** Copyright 1986\!-\!2020 Xilinx , Inc. All Rights Reserved.
63 INFO: [VPL 60-839] Read in kernel information from file
      '/iu home/iu7044/ x/link/int/kernel info.dat'.
64 INFO: [VPL 74-74] Compiler Version string: 2020.2
65 INFO: [VPL 60-423] Target device: xilinx u200 xdma 201830 2
66 NFO: [VPL 60-1032] Extracting hardware platform to
      /iu\_home/iu7044/\_x/link/vivado/vpl/.local/hw\_platform
67 WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
68 [01:11:18] Run vpl: Step create_project: RUNNING...
69 [01:11:18] Run vpl: Step create project: Started
70 Creating Vivado project.
```

```
71 [01:11:52] Run vpl: Step create project: Completed
72 [01:11:52] Run vpl: Step create bd: Started
73 [01:13:35] Run vpl: Step create bd: RUNNING...
74 [01:15:15] Run vpl: Step create bd: RUNNING...
75 [01:16:50] Run vpl: Step create bd: RUNNING...
76 [01:18:48] Run vpl: Step create bd: RUNNING...
77 [01:20:25] Run vpl: Step create bd: RUNNING...
78 [01:22:00] Run vpl: Step create bd: Completed
79 [01:22:00] Run vpl: Step update bd: Started
80 [01:22:02] Run vpl: Step create bd: RUNNING...
81 [01:22:04] Run vpl: Step update bd: Completed
82 [01:22:04] Run vpl: Step generate target: Started
83 [01:23:40] Run vpl: Step generate target: RUNNING...
84 [01:25:17] Run vpl: Step generate target: RUNNING...
85 [01:26:46] Run vpl: Step generate target: RUNNING...
86 [01:28:33] Run vpl: Step generate target: RUNNING...
87 [01:30:05] Run vpl: Step generate target: RUNNING...
88 [01:31:20] Run vpl: Step generate target: Completed
89 [01:31:20] Run vpl: Step config hw runs: Started
90 [01:31:39] Run vpl: Step config hw runs: Completed
91 [01:31:39] Run vpl: Step synth: Started
92 [01:33:53] Top-level synthesis in progress.
93 [01:34:30] Top-level synthesis in progress.
94 [01:35:08] Top-level synthesis in progress.
95 [01:35:43] Top-level synthesis in progress.
96 [01:36:21] Top-level synthesis in progress.
97 [01:37:02] Top-level synthesis in progress.
98 [01:37:42] Top-level synthesis in progress.
99 [01:38:20] Top-level synthesis in progress.
100 [01:38:58] Top-level synthesis in progress.
101 [01:39:34] Top-level synthesis in progress.
102 [01:40:11] Top-level synthesis in progress.
103 [01:40:48] Top-level synthesis in progress.
104 [01:41:29] Top-level synthesis in progress.
105 [01:42:06] Top-level synthesis in progress.
106 [01:42:44] Top-level synthesis in progress.
107 [01:43:24] Top-level synthesis in progress.
108 [01:44:04] Top-level synthesis in progress.
109 [01:44:41] Run vpl: Step synth: Completed
110 [01:44:41] Run vpl: Step impl: Started
111 [02:44:32] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to
      platform). Elapsed time: 01h 38m 41s
112
113 [02:44:32] Starting logic optimization...
114 [02:54:58] Phase 1 Retarget
115 [02:57:35] Phase 2 Constant propagation
```

```
116 [02:59:26] Phase 3 Sweep
117 [03:04:26] Phase 4 BUFG optimization
118 [03:06:18] Phase 5 Shift Register Optimization
119 [03:06:54] Phase 6 Post Processing Netlist
120 [03:22:09] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed
      time: 00h 37m 37s
121
122 [03:22:09] Starting logic placement..
123 [03:27:13] Phase 1 Placer Initialization
124 [03:27:13] Phase 1.1 Placer Initialization Netlist Sorting
125 [03:42:49] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
126 [03:51:42] Phase 1.3 Build Placer Netlist Model
127 [04:05:09] Phase 1.4 Constrain Clocks/Macros
128 [04:06:24] Phase 2 Global Placement
129 [04:06:24] Phase 2.1 Floorplanning
130 [04:09:28] Phase 2.1.1 Partition Driven Placement
131 [04:09:28] Phase 2.1.1.1 PBP: Partition Driven Placement
132 [04:10:04] Phase 2.1.1.2 PBP: Clock Region Placement
133 [04:14:23] Phase 2.1.1.3 PBP: Compute Congestion
134 [04:15:02] Phase 2.1.1.4 PBP: UpdateTiming
135 [04:17:33] Phase 2.1.1.5 PBP: Add part constraints
136 [04:18:10] Phase 2.2 Update Timing before SLR Path Opt
137 [04:18:48] Phase 2.3 Global Placement Core
138 [04:43:32] Phase 2.3.1 Physical Synthesis In Placer
139 [04:55:06] Phase 3 Detail Placement
140 [04:55:06] Phase 3.1 Commit Multi Column Macros
141 [04:55:43] Phase 3.2 Commit Most Macros & LUTRAMs
142 [05:00:44] Phase 3.3 Small Shape DP
143 [05:00:44] Phase 3.3.1 Small Shape Clustering
144 [05:02:02] Phase 3.3.2 Flow Legalize Slice Clusters
145 [05:02:42] Phase 3.3.3 Slice Area Swap
146 [05:07:57] Phase 3.4 Place Remaining
147 [05:08:36] Phase 3.5 Re—assign LUT pins
148 [05:09:56] Phase 3.6 Pipeline Register Optimization
149 [05:09:56] Phase 3.7 Fast Optimization
150 [05:14:23] Phase 4 Post Placement Optimization and Clean-Up
151 [05:14:23] Phase 4.1 Post Commit Optimization
152 [05:23:51] Phase 4.1.1 Post Placement Optimization
153 [05:24:33] Phase 4.1.1.1 BUFG Insertion
154 [05:24:33] Phase 1 Physical Synthesis Initialization
155 [05:27:06] Phase 4.1.1.2 BUFG Replication
156 [05:29:42] Phase 4.1.1.3 Replication
157 [05:35:54] Phase 4.2 Post Placement Cleanup
158 [05:36:30] Phase 4.3 Placer Reporting
159 [05:36:30] Phase 4.3.1 Print Estimated Congestion
160 [05:38:21] Phase 4.4 Final Placement Cleanup
```

```
161 [06:49:48] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time:
             03h 27m 39s
162
163 [06:49:48] Starting logic routing...
164 [06:56:54] Phase 1 Build RT Design
165 [07:08:39] Phase 2 Router Initialization
166 [07:08:39] Phase 2.1 Fix Topology Constraints
167 [07:08:39] Phase 2.2 Pre Route Cleanup
168 [07:09:19] Phase 2.3 Global Clock Net Routing
169 [07:12:32] Phase 2.4 Update Timing
170 [07:26:39] Phase 2.5 Update Timing for Bus Skew
171 [07:26:39] Phase 2.5.1 Update Timing
172 [07:31:49] Phase 3 Initial Routing
173 [07:31:49] Phase 3.1 Global Routing
174 [07:36:54] Phase 4 Rip—up And Reroute
175 [07:36:54] Phase 4.1 Global Iteration 0
176 [07:56:15] Phase 4.2 Global Iteration 1
177 [08:02:06] Phase 4.3 Global Iteration 2
178 [08:06:35] Phase 4.4 Global Iteration 3
179 [08:09:43] Phase 4.5 Global Iteration 4
180 [08:12:18] Phase 5 Delay and Skew Optimization
181 [08:12:18] Phase 5.1 Delay CleanUp
182 [08:12:18] Phase 5.2 Clock Skew Optimization
183 [08:12:58] Phase 6 Post Hold Fix
184 [08:12:58] Phase 6.1 Hold Fix Iter
185 [08:12:58] Phase 6.1.1 Update Timing
186 [08:20:01] Phase 7 Route finalize
187 [08:20:38] Phase 8 Verifying routed nets
188 [08:21:54] Phase 9 Depositing Routes
189 [08:25:44] Phase 10 Route finalize
190 [08:26:22] Phase 11 Post Router Timing
191 [08:33:16] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 43m
             28s
192
193 [08:33:16] Starting bitstream generation...
194 [10:36:50] Creating bitmap...
195 [11:22:30] Writing bitstream
             ./pfm top i dynamic region my rm partial.bit...
196 [11:22:30] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed
             time: 02h 49m 13s
197 [11:25:41] Run vpl: Step impl: Completed
198 [11:25:51] Run vpl: FINISHED. Run Status: impl Complete!
199 INFO: [v++60-1441] [11:26:20] Run run link: Step vpl: Completed
200| \, {
m Time} \, ({
m s}) : {
m cpu} = 00 : 19 : 54 \; ; \; {
m elapsed} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m Memory} \, ({
m MB}) : {
m peak} = 10 : 20 : 43 \; . \; {
m MB}
             1585.129 ; gain = 0.000 ; free physical = 69387 ; free virtual = 228013
201|INFO: [v++60-1443] [11:26:20] Run run link: Step rtdgen: Started
```

```
202 | INFO: [v++60-1453]  Command Line: rtdgen
203 INFO: [v++ 60-1454] Run Directory: /iu home/iu7044/ x/link/run link
204|INFO: [v++60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is
            being mapped to clock name 'DATA CLK' in the xclbin
205|INFO: [v++60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is
            being mapped to clock name 'KERNEL_CLK' in the xclbin
206|INFO: [v++60-1230] The compiler selected the following frequencies for
            the runtime controllable kernel clock(s) and scalable system clock(s):
            Kernel (DATA) clock: clkwiz kernel clk out1 = 300, Kernel (KERNEL)
            clock: clkwiz kernel2 clk out1 = 500
207 INFO: [v++60-1453] Command Line: cf2sw -a
            /iu home/iu7044/ x/link/int/address map.xml -sdsl
            /iu_home/iu7044/_x/link/int/sdsl.dat -xclbin
            /iu home/iu7044/ x/link/int/xclbin orig.xml -rtd
            /iu home/iu7044/ x/link/int/vinc.rtd -o
            /iu_home/iu7044/_x/link/int/vinc.xml
208 INFO: [v++60-1652] Cf2sw returned exit code: 0
209 | INFO: [v++60-2311]
            HPISystemDiagram::writeSystemDiagramAfterRunningVivado,
            rtdInputFilePath: /iu_home/iu7044/_x/link/int/vinc.rtd
210 INFO: [v++60-2312]
            HPISystemDiagram::writeSystemDiagramAfterRunningVivado,
            system Diagram Output File Path:\\
            /iu home/iu7044/ x/link/int/systemDiagramModelSlrBaseAddress.json
211 INFO: [v ++ 60-1618] Launching
212 INFO: [v++60-1441] [11:26:35] Run run link: Step rtdgen: Completed
213 Time (s): cpu = 00:00:14; elapsed = 00:00:15. Memory (MB): peak = 00:00:15
            1585.129 ; gain = 0.000 ; free physical = 69376 ; free virtual = 228002
214 INFO: [v++60-1443] [11:26:35] Run run link: Step xclbinutil: Started
215 NFO: [v ++ 60-1453] Command Line: xclbinutil —add-section
            DEBUG\_IP\_LAYOUT: JSON: / iu\_home / iu7044 / \_x / link / int / debug\_ip\_layout.rtd
            —add-section BITSTREAM:RAW:/iu home/iu7044/ x/link/int/partial.bit
            -force -target hw -key-value SYS:dfx enable:true -add-section
            :JSON:/iu home/iu7044/ x/link/int/vinc.rtd —append-section
            : JSON: /iu\_home/iu7044/\_x/link/int/appendSection.rtd —add-section
            CLOCK\_FREQ\_TOPOLOGY: JSON: / iu\_home / iu7044 / \_x / link / int / vinc\_xml.rtd
            --add-section
            BUILD METADATA: JSON: /iu home/iu7044/ x/link/int/vinc build.rtd
            --add-section
            EMBEDDED METADATA:RAW: /iu home/iu7044/ x/link/int/vinc.xml
            --add-section
            SYSTEM\_METADATA: RAW: / iu\_home / iu7044 /\_x / link / int / system Diagram Model Slr Base | Address. july for the property of the property o
            -output
            /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
216 INFO: [v++60-1454] Run Directory: /iu home/iu7044/ x/link/run link
217 XRT Build Version: 2.8.743 (2020.2)
```

```
218
          Build Date: 2020-11-16 00:19:11
219
             Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
220 Creating a default 'in-memory' xclbin image.
221
222 Section: 'DEBUG IP LAYOUT'(9) was successfully added.
        : 440 bytes
223 Size
224 Format : JSON
225 File
        : '/iu home/iu7044/ x/link/int/debug ip layout.rtd'
226
227 Section: 'BITSTREAM'(0) was successfully added.
228 Size : 39676274 bytes
229 Format : RAW
          : '/iu_home/iu7044/_x/link/int/partial.bit'
230 File
231
232 Section: 'MEM TOPOLOGY' (6) was successfully added.
233 Format : JSON
234 File
        : 'mem topology'
235
236 Section: 'IP LAYOUT' (8) was successfully added.
237 Format : JSON
238 File : 'ip layout'
239
240 Section: 'CONNECTIVITY'(7) was successfully added.
241 Format : JSON
242 File : 'connectivity'
243
244 Section: 'CLOCK FREQ TOPOLOGY'(11) was successfully added.
        : 274 bytes
245 Size
246 Format : JSON
247 File
        : '/iu home/iu7044/ x/link/int/vinc xml.rtd'
248
249 Section: 'BUILD METADATA' (14) was successfully added.
250 Size
        : 3152 bytes
251 Format : JSON
252 File : '/iu_home/iu7044/_x/link/int/vinc_build.rtd'
253
254 Section: 'EMBEDDED METADATA'(2) was successfully added.
255 Size
          : 2759 bytes
256 Format : RAW
257 File
        : '/iu home/iu7044/ x/link/int/vinc.xml'
258
259 Section: 'SYSTEM_METADATA'(22) was successfully added.
          : 5853 bytes
260 Size
261 Format: RAW
262 File
       '/iu\_home/iu7044/\_x/link/int/systemDiagramModelSlrBaseAddress.json'
```

```
263
264 Section: 'IP LAYOUT'(8) was successfully appended to.
265 Format : JSON
                             : 'ip layout'
266 File
267 Successfully wrote (39698905 bytes) to the output file:
                    /iu home/iu7044/workspace/Alveo lab1 nikulenko kernels/vivado rtl kernel/rtl kernel
268 Leaving xclbinutil.
269 INFO: [v++60-1441] [11:26:37] Run run link: Step xclbinutil: Completed
270 | \text{Time (s)}: \text{cpu} = 00:00:00.60 ; \text{elapsed} = 00:00:02 . \text{Memory (MB)}: \text{peak} = 0.00 | \text{memory (MB)} = 0.00 | \text
                    1585.129 ; gain = 0.000 ; free physical = 69334 ; free virtual = 227998
271|INFO: [v++60-1443] [11:26:37] Run run link: Step xclbinutilinfo: Started
272 NFO: [v++ 60-1453] Command Line: xclbinutil —quiet —force —info
                   /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
                   -input
                    /iu home/iu7044/workspace/Alveo lab1 nikulenko kernels/vivado rtl kernel/rtl kernel
273 INFO: [v++60-1454] Run Directory: [iu\_home/iu7044/\_x/link/run\_link]
274 NFO: [v++60-1441] [11:26:41] Run run link: Step xclbinutilinfo: Completed
275 | \text{Time (s)}: \text{cpu} = 00:00:03 ; \text{elapsed} = 00:00:03 . \text{Memory (MB)}: \text{peak} = 0.00:00:03 . 
                    1585.129; gain = 0.000; free physical = 69282; free virtual = 227946
276 INFO: [v++60-1443] [11:26:41] Run run_link: Step generate_sc_driver:
                    Started
277 INFO: [v++60-1453] Command Line:
278 INFO: [v++60-1454] Run Directory: /iu_home/iu7044/_x/link/run_link
279 INFO: [v++60-1441] [11:26:41] Run run_link: Step generate_sc_driver:
                   Completed
280 | \text{Time (s)}: \text{cpu} = 00:00:00.01 ; \text{elapsed} = 00:00:00.06 . \text{Memory (MB)}: \text{peak} = 0.00:00.00 | \text{Time (s)}: \text{peak} = 0.00:
                    1585.129 ; gain = 0.000 ; free physical = 69271 ; free virtual = 227935
281 INFO: [v++60-244] Generating system estimate report...
282 INFO: [v++60-1092] Generated system estimate report:
                    /iu home/iu7044/ x/reports/link/system estimate vinc.xtxt
283 INFO: [v++60-586] Created
                    /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_kernel
284 INFO: [v ++ 60-586] Created
                    /iu home/iu7044/workspace/Alveo lab1 nikulenko kernels/vivado rtl kernel/rtl kernel
285|INFO: [v++60-1307] Run completed. Additional information can be found in:
                     Guidance: /iu\_home/iu7044/\_x/reports/link/v++\_link\_vinc\_guidance.html
286
287
                     Timing Report:
                               /iu home/iu7044/ x/reports/link/imp/impl 1 xilinx u200 xdma 201830 2 bb locked
                     Vivado Log: /iu_home/iu7044/_x/logs/link/vivado.log
288
289
                     Steps Log File: /iu home/iu7044/ x/logs/link/link.steps.log
290
291 NFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate
                    the relevant reports. Run the following command.
292
                     vitis analyzer
                               /iu home/iu7044/workspace/Alveo lab1 nikulenko kernels/vivado rtl kernel/rtl ke
293 INFO: [v++60-791] Total elapsed time: 10h 24m 48s
```

 $294 \Big| ext{INFO: [v++ } 60-1653 ext{] Closing dispatch client.}$ 

#### ПРИЛОЖЕНИЕ В

# СОДЕРЖИМОЕ XCLBIN.INFO-ФАЙЛА

Листинг В.1 — Содержимое xclbin.info-файла

```
1
3 XRT Build Version: 2.8.743 (2020.2)
          Build Date: 2020-11-16 00:19:11
 4
              Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
5
 7
  xclbin Information
9
      Generated by:
                                 v++ (2020.2) on 2020-11-18-05:13:29
      Version:
10
                                 2.8.743
      Kernels:
                                 rtl kernel wizard 0
11
12
      Signature:
      Content:
13
                                 Bitstream
14
      UUID (xclbin):
                                 99\,fff7\,4\,4\,-14b1-4e\,1f-8911-c\,9b\,48\,49\,b\,3\,467
      Sections:
                                 DEBUG IP LAYOUT, BITSTREAM, MEM TOPOLOGY,
15
         IP LAYOUT,
16
                                 CONNECTIVITY, CLOCK FREQ TOPOLOGY,
                                    BUILD METADATA,
                                EMBEDDED METADATA, SYSTEM METADATA,
17
                                 GROUP CONNECTIVITY, GROUP TOPOLOGY
18
19
  Hardware Platform (Shell) Information
20
21
22
      Vendor:
                                 xilinx
23
      Board:
                                 u200
      Name:
24
                                 xdma
      Version:
25
                                 201830.2
                                 Vivado 2018.3 (SW Build: 2568420)
26
      Generated Version:
                                 Tue Jun 25 06:55:20 2019
27
      Created:
      FPGA Device:
28
                                 xcu200
29
      Board Vendor:
                                 xilinx.com
30
      Board Name:
                                 xilinx.com:au200:1.0
31
      Board Part:
                                 xilinx.com:au200:part0:1.0
      Platform VBNV:
32
                                 xilinx \quad u200 \quad xdma \quad 201830 \quad 2
      Static UUID:
                                 c102e7af-b2b8-4381-992b-9a00cc3863eb
33
34
      Feature ROM TimeStamp:
                                 1561465320
35
36 Clocks
37
                  {\rm DATA\_CLK}
38
      Name:
39
      Index:\\
```

```
40
      Type:
                  DATA
41
      Frequency: 300 MHz
42
43
      Name:
                  KERNEL\_CLK
      Index:
44
45
      Type:
                  KERNEL
46
      Frequency: 500 MHz
47
48 Memory Configuration
49
50
      Name:
                      bank0
      Index:
                      0
51
52
      Type:
                      {\rm MEM\_DDR4}
53
      Base Address: 0x4000000000
54
      Address Size: 0x400000000
55
      Bank Used:
                      No
56
57
      Name:
                      bank1
58
      Index:
59
      Type:
                      {\rm MEM\_DDR4}
      Base Address: 0x5000000000
60
61
      Address Size: 0x400000000
62
      Bank Used:
                      Yes
63
      Name:
                      bank2
64
                      2
65
      Index:
      Type:
                      {\rm MEM\_DDR4}
66
67
      Base Address: 0x6000000000
68
      Address Size: 0x400000000
      Bank Used:
69
                      No
70
                      bank3
71
      Name:
72
      Index:
                      3
      Type:
73
                      MEM DDR4
74
      Base Address: 0x7000000000
75
      Address Size: 0x400000000
      Bank Used:
76
                      No
77
78
      Name:
                      PLRAM[0]
79
      Index:
80
      Type:
                      M\!E\!M\ D\!R\!A\!M
81
      Base Address: 0x3000000000
82
      Address Size: 0x20000
      Bank Used:
83
                      No
84
```

85

Name:

PLRAM[1]

```
86
      Index:
87
      Type:
                     MEM DRAM
      Base Address: 0x3000200000
88
89
      Address Size: 0x20000
      Bank Used:
90
91
92
      Name:
                     PLRAM[2]
93
      Index:
                     6
94
      Type:
                     MEM DRAM
95
      Base Address: 0x3000400000
      Address Size: 0x20000
96
      Bank Used:
97
                     No
98
99 Kernel: rtl kernel wizard 0
100
101 Definition
102
103
      Signature: rtl_kernel_wizard_0 (uint scalar00, int* axi00_ptr0)
104
105 Ports
106
107
      Port:
                      s\_axi\_control
108
      Mode:
                      slave
109
      Range (bytes): 0x1000
      Data Width:
                      32 bits
110
      Port Type:
                      addressable
111
112
113
      Port:
                      m00 axi
114
      Mode:
                      master
115
      116
      Data Width:
                      512 bits
117
      Port Type:
                      addressable
118
119
120 Instance:
                     vinc0
121
      Base Address: 0x1800000
122
123
      Argument:
                           scalar00
      Register Offset:
124
                           0x010
      Port:
                           s axi control
125
126
      Memory:
                           <not applicable>
127
128
      Argument:
                           axi00 ptr0
129
      Register Offset:
                           0x018
130
      Port:
                           m00 axi
131
                           bank1 (MEM_DDR4)
      Memory:
```

```
132
133
   Generated By
134
135
      Command:
                      v++
      Version:
                      2020.2 - 2020 - 11 - 18 - 05:13:29 (SW BUILD: 0)
136
137
      Command Line: v++ —config
          /iu home/iu7044/workspace/Alveo lab1 nikulenko.cfg —connectivity.nk
         rtl kernel wizard 0:1:vinc0 —connectivity.slr vinc0:SLR1
         —connectivity.sp vinc0.m00 axi:DDR[1] —input files
          /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/src/vitis_rtl_kernel/rtl_
         —link —optimize 0 —output
         /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rtl_kernel/rtl_ker
         —platform xilinx_u200_xdma_201830_2 —report_level 0 —target hw
         ---vivado.prop run.impl 1.STEPS.OPT DESIGN.ARGS.DIRECTIVE=Explore
         --vivado.prop run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
         ---vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
         -vivado.prop
         run.impl\_1.STEPS.PHYS\_OPT\_DESIGN.ARGS.DIRECTIVE = Aggressive Explore
         ---vivado.prop run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
138
      Options:
                     -config
          /iu home/iu7044/workspace/Alveo lab1 nikulenko.cfg
139
                     -connectivity.nk rtl kernel wizard 0:1:vinc0
140
                     -connectivity.slr vinc0:SLR1
141
                     -connectivity.sp vinc0.m00_axi:DDR[1]
142
                     -input_files
                         /iu home/iu7044/workspace/Alveo lab1 nikulenko kernels/src/vitis
143
                      —link
144
                     -optimize 0
145
                     -output
                         /iu_home/iu7044/workspace/Alveo_lab1_nikulenko_kernels/vivado_rt
                     —platform xilinx_u200_xdma_201830_2
146
                      -report_level 0
147
148
                     -target hw
149
                     -vivado.prop
                         run.impl\_1.STEPS.OPT\_DESIGN.ARGS.DIRECTIVE=Explore
150
                     -vivado.prop
                         run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
151
                     -vivado.prop
                         run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
152
                     -vivado.prop
                         run.impl 1.STEPS.PHYS OPT DESIGN.ARGS.DIRECTIVE=AggressiveExplor
153
                     -vivado.prop
                         run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
154
155 User Added Key Value Pairs
156
```