Digital Signal Processing in VLSI Design

Homework 2

FIR Filter

Name : 陳映宬
Department : Electrical Engineering
Student ID : B11107027
Instructor : 蔡佩芸

March 31 , 2026

Contents

1 Filter Design and Spectrum Analysis (Step 1) 2

1.1 Impulse Response, Frequency Response, and Coefficient Calculation 2

1.2 Filter Type and Analysis 3

2 Time-Domain Signal Filtering Verification (Step 2) 4

2.1 Time-Domain Input and Output Waveforms 4

2.2 Filtering Effect and Frequency Component Analysis 4

3 Quantization Error Analysis and Optimal Word-Length Determination (Step 3) 5

3.1 Four-Stage Optimal Word-Length Scanning 5

3.2 Direct Form Filter Block Diagram and Truncation Mechanism 5

3.3 Floating-Point vs. Fixed-Point Comparison: Time Domain 6

3.4 Floating-Point vs. Fixed-Point Comparison: Frequency Domain 7

4 Hardware Implementation and Single-Stage Verification (Step 4) 7

4.1 Behavioral Simulation and Latency Explanation 7

4.2 Circuit Synthesis and Critical Path Analysis 8

4.3 Post-Synthesis Simulation 9

5 2-Level Parallel Processing Hardware Acceleration (Step 5) 10

5.1 Parallel Processing Principle 10

5.2 Accelerated Architecture Design and Critical Path 11

5.3 Accelerated Behavioral Simulation and Throughput Analysis 12

5.4 Accelerated Post-Synthesis Simulation 13

5.5 Hardware Cost (Area) Comparison Analysis 14

1 Filter Design and Spectrum Analysis (Step 1)

1.1 Impulse Response, Frequency Response, and Coefficient Calculation



Figure 1: Impulse Response of the 25-tap sinc-based FIR filter.



Figure 2: Magnitude and Phase Response of the FIR filter.

Coefficient Calculation: The 25-tap coefficients are defined as $h[n] = \text{sinc}(n/6)$ for $-12 \leq n \leq 12$, then shifted by 12 samples to obtain a causal sequence.

The quantized 17-bit signed Verilog representation of the coefficients is:

```
h_coef[ 0] = 17'sh1FFFF; //  -0.00000000
h_coef[ 1] = 17'sh1F4E3; //  -0.08681179
h_coef[ 2] = 17'sh1EAD4; //  -0.16539867
h_coef[ 3] = 17'sh1E4D6; //  -0.21220659
h_coef[ 4] = 17'sh1E589; //  -0.20674834
h_coef[ 5] = 17'sh1EE89; //  -0.13641852
h_coef[ 6] = 17'sh00000; //   0.00000000
h_coef[ 7] = 17'sh01872; //   0.19098593
h_coef[ 8] = 17'sh034ED; //   0.41349667
h_coef[ 9] = 17'sh0517C; //   0.63661977
h_coef[10] = 17'sh069DA; //   0.82699334
h_coef[11] = 17'sh07A3B; //   0.95492966
h_coef[12] = 17'sh08000; //   1.00000000
h_coef[13] = 17'sh07A3B; //   0.95492966
h_coef[14] = 17'sh069DA; //   0.82699334
h_coef[15] = 17'sh0517C; //   0.63661977
h_coef[16] = 17'sh034ED; //   0.41349667
h_coef[17] = 17'sh01872; //   0.19098593
h_coef[18] = 17'sh00000; //   0.00000000
h_coef[19] = 17'sh1EE89; //  -0.13641852
h_coef[20] = 17'sh1E589; //  -0.20674834
h_coef[21] = 17'sh1E4D6; //  -0.21220659
h_coef[22] = 17'sh1EAD4; //  -0.16539867
h_coef[23] = 17'sh1F4E3; //  -0.08681179
h_coef[24] = 17'sh1FFFF; //  -0.00000000
```

1.2 Filter Type and Analysis

Filter Type Analysis: This design acts as a **Low-pass filter**, as the sinc function in time domain corresponds to a rectangular window in frequency domain, inherently passing low frequencies and suppressing high ones.

2 Time-Domain Signal Filtering Verification (Step 2)

2.1 Time-Domain Input and Output Waveforms



Figure 3: Waveforms of the 144 input samples $x[n]$ and the corresponding output $y[n]$.

2.2 Filtering Effect and Frequency Component Analysis

Filtering Effect: $x[n]$ contains two components: $\sin(-2\pi n/128)$ (normalized freq ≈ 0.0156, passband) and $\cos(2\pi n/4)$ (normalized freq $= 0.5$, stopband). After filtering, the low-frequency sine is retained while the high-frequency cosine is suppressed, as confirmed by the output waveforms above.

3 Quantization Error Analysis and Optimal Word-Length Determination (Step 3)

3.1 Four-Stage Optimal Word-Length Scanning



Figure 4: RMSE vs. word-lengths scanning from 9 bits to 20 bits.

Based on the requirement, the RMSE threshold for my student ID (odd number) is 2^{-11}. The final fractional word-lengths determined to meet this criteria are:

- Input word-length (b_{in}): 13 bits
- Coefficient word-length (b_{coef}): 15 bits
- Multiplier output word-length (b_{mult}): 17 bits
- Adder output word-length (b_{add}): 17 bits

Table 1: Verilog word-length summary for each node in the direct form FIR filter.

Node	Format	Total bits
Input (x)	1 Sign + 2 Int + 13 Frac	16 bits
Coefficient (h)	1 Sign + 1 Int + 15 Frac	17 bits
Multiplier output ($x \times h$)	1 Sign + 2 Int + 17 Frac	20 bits
Adder output (acc)	1 Sign + 3 Int + 17 Frac	21 bits

3.2 Direct Form Filter Block Diagram and Truncation Mechanism

Truncation Mechanism: To control the word-length growth, truncation is applied after each arithmetic node. Specifically, the theoretical extended bits from multiplications (sum of input and coefficient word-lengths) are truncated to the selected multiplier

word-length; similarly, additions are truncated to the selected adder word-length. These truncation points are explicitly indicated by dashed boxes in the Direct Form block diagram above.

3.3 Floating-Point vs. Fixed-Point Comparison: Time Domain



Figure 5: Time-domain comparison and error between fixed-point and floating-point models.

3.4 Floating-Point vs. Fixed-Point Comparison: Frequency Domain



Figure 6: Frequency response and passband magnitude error between fixed-point and floating-point models.

4 Hardware Implementation and Single-Stage Verification (Step 4)

4.1 Behavioral Simulation and Latency Explanation



Figure 7: Behavioral simulation timing diagram — first 20 samples.



Figure 8: Behavioral simulation timing diagram — last 20 samples.



Figure 9: Error plot between hardware behavioral outputs and MATLAB floating-point results.

Latency Explanation: In this design, one level of D Flip-Flop is added to both the input port and the output port as required by the specification. Therefore, the overall system latency is 1 clock cycle.

4.2 Circuit Synthesis and Critical Path Analysis

A) Theoretical Critical Path: The theoretical critical path of the direct form FIR filter consists of 1 multiplier and 24 adders, as each output sample requires one multiplication followed by 24 sequential additions.

B) Post-Synthesis Critical Path: After synthesis, the actual critical path contains 1 multiplier (DSP48E1) and 6 adders (CARRY4), with total delay = 13.484 ns under

timing constraint of 14 ns. Although the theoretical critical path has 24 adders (linear accumulation), the synthesizer restructures them into a balanced adder tree of depth $\lceil \log_2 25 \rceil = 5$ levels, implemented as CARRY4 carry chains on the FPGA. Therefore only 6 CARRY4 cells remain on the critical path, which is the expected behavior of FPGA synthesis optimization.

Summary

Name	Path 1
Slack	0.397ns
Source	shift_reg_reg[8][15]/C (rising edge-triggered cell FDCE clocked by clk {rise@0.000ns fall@7.000ns period=14.000ns})
Destination	FilterOut_reg[20]/D (rising edge-triggered cell FDCE clocked by clk {rise@0.000ns fall@7.000ns period=14.000ns})
Path Group	clk
Path Type	Setup (Max at Slow Process Corner)
Requirement	14.000ns (clk rise@14.000ns - clk rise@0.000ns)
Data P...Delay	13.484ns (logic 8.527ns (63.236%) route 4.957ns (36.764%))
Logic Levels	13 (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
Clock ... Skew	-0.145ns
Clock U...tainty	0.035ns

Figure 10: Post-synthesis timing report of the critical path (Original design).

Timing Constraint: The final clock period constraint is set to $T_{clk} = \mathbf{14}$ ns (71.43 MHz). The rationale behind this value is: by iteratively shrinking the constraint, the synthesis tool reports a Timing Violation when T_{clk} is less than this value. Thus, this setting represents the maximum operating frequency limit achievable by this design.

4.3 Post-Synthesis Simulation



Figure 11: Post-synthesis simulation timing diagram — first 20 samples.



Figure 12: Post-synthesis simulation timing diagram — last 20 samples.



Figure 13: Error plot between post-synthesis outputs and MATLAB floating-point results (Original design).

The error plots of the behavioral simulation, post-synthesis simulation, and the MATLAB fixed-point model are nearly identical (RMSE = 4.5324e-04, Max |error| = 8.2243e-04 for all three cases). This confirms that the hardware correctly replicates the fixed-point arithmetic defined in the MATLAB model, and that synthesis optimization does not introduce additional numerical errors.

5 2-Level Parallel Processing Hardware Acceleration (Step 5)

5.1 Parallel Processing Principle

The core concept of 2-level Parallel Processing is to simultaneously compute two output samples, $y[2k]$ and $y[2k+1]$, utilizing twice the hardware resources to double the

throughput. Based on the FIR filtering formula expansion:

$$y[2k] = \sum_{i=0}^{L-1} h[i]\, x[2k-i]$$

$$y[2k+1] = \sum_{i=0}^{L-1} h[i]\, x[2k+1-i]$$

Both calculations share the identical coefficients $h[i]$, but with input samples shifted by one time step. By mapping these two sets of operations onto a single interleaved shift register of $L+1 = 26$ entries—where `FilterIn1` ($x[2n+1]$) is loaded at index 0 and `FilterIn0` ($x[2n]$) at index 1, with the register advancing by 2 each clock—two output samples can be produced simultaneously within the same clock cycle, thereby doubling the throughput without increasing the critical path delay.

5.2 Accelerated Architecture Design and Critical Path



Figure 14: Block diagram of the 2-level parallel processing architecture.

The parallel design uses a shared interleaved shift register to simultaneously compute $y[2k]$ and $y[2k+1]$ each clock cycle. Since the two multiply-accumulate paths are independent, the critical path remains identical to the original design: 1 multiplier (DSP48E1) and 6 adders (CARRY4), with total delay = 13.484 ns.



Summary

Name	Path 1
Slack	0.397ns
Source	shift_reg_reg[9][15]/C (rising edge-triggered cell FDCE clocked by clk {rise@0.000ns fall@7.000ns period=14.000ns
Destination	FilterOut0_reg[20]/D (rising edge-triggered cell FDCE clocked by clk {rise@0.000ns fall@7.000ns period=14.000ns}
Path Group	clk
Path Type	Setup (Max at Slow Process Corner)
Requirement	14.000ns (clk rise@14.000ns - clk rise@0.000ns)
Data P...Delay	13.484ns (logic 8.527ns (63.236%) route 4.957ns (36.764%))
Logic Levels	13 (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
Clock ... Skew	-0.145ns
Clock U...tainty	0.035ns

Figure 15: Post-synthesis timing report of the critical path (Parallel design).

The result is identical to the original design, confirming that parallelism does not increase the critical path delay.

5.3 Accelerated Behavioral Simulation and Throughput Analysis



Figure 16: Accelerated behavioral simulation timing diagram — first 20 samples.



Figure 17: Accelerated behavioral simulation timing diagram — last 20 samples.

The parallel design produces 2 outputs per clock cycle, completing $y[0]$ to $y[143]$ within $T_{out}/2 = 72 \times T_{clk}$, compared to $144 \times T_{clk}$ for the original design. The critical path delay remains unchanged since the two filter circuits operate independently in parallel.

5.4 Accelerated Post-Synthesis Simulation



Figure 18: Accelerated post-synthesis simulation timing diagram — first 20 samples.



Figure 19: Accelerated post-synthesis simulation timing diagram — last 20 samples.



Figure 20: Error plot between post-synthesis outputs and MATLAB floating-point results (Parallel design).

5.5 Hardware Cost (Area) Comparison Analysis

Resource	Original (Step 4)	Parallel (Step 5)	Ratio (Parallel/Original)
LUT	265	529	2.00×
FF	423	460	1.09×
DSP	20	40	2.00×
IO	41	78	1.90×

Table 2: FPGA resource utilization comparison.

LUT and DSP doubled (2.00×) as expected from duplicating the filter logic. FF increased only 1.09× since the shift register chain is largely shared. IO increased 1.90× due to the doubled input/output ports.