
```
    r0
    0x40000000 (230)

    r1
    0x40000000 (230)

    r2
    0x80000000 (-231)

    r3
```



What will the **cpsr** be after?

Instruction Set

arm

- adds: Perform an addition on the two sources, store it in the destination register, and set the Current Process Status Register:
 - N set to 1 if the result was Negative
 - Z set to 1 if the result was exactly Zero
 - C set to 1 if the result would <u>unsigned</u> "carry"
 - V set to 1 if the result would <u>signed</u> "oVerflow"




Figure B.1 Data-processing instruction encodings

```
cpsr
```

```
0x40000000 (230)
r0
r1
       0x40000000 (230)
r2
      0 \times 800000000 (-2^{31})
r3
```

- movvs r2, #0
 - adds r2, r1, r0 @ if it overflowed, @ set value to 0

Instruction Set

arm

1. movvs: Move a value to a register if the V status bit is 1. If it is 0, do nothing. The vs part is a suffix that can be used on most instructions.

Table 6.3 Condition mnemonies

emonic	Name	CondEx
	Equal	Z
	Not equal	Z
HS	Carry set / unsigned higher or same	C
LO	Carry clear / unsigned lower	\overline{C}
	Minus / negative	N
	Plus / positive or zero	\overline{N}
	Overflow / overflow set	V
	No overflow / overflow clear	∇
	Unsigned higher	₹C
	Unsigned lower or same	Z OR $\overline{\mathbb{C}}$
	Signed greater than or equal	$\overline{N \oplus V}$
	Signed less than	$N \oplus V$
	Signed greater than	$\overline{Z}(\overline{N \oplus V})$
	Signed less than or equal	Z OR $(N \oplus V)$
(or none)	Always / unconditional	Ignored
(or none)	or none) Always / unconditional

The parts of the status register that are checked are given in this table.




Figure B.1 Data-processing instruction encodings

```
cpsr
```

```
r0
        0 \times 0 0 0 0 0 0 0 0 (0)
        0x7FFFFFFFF (2^{31} - 1)
r1
r2
r3
```

```
addvs r0, #1 @ set value to 0, and
movvs r1, #0
```

```
adds r1, r1, #1 @ if it overflowed,
```

@ increment r0


Instruction Set



1. movvs: Move a value to a register if the V status bit is 1. If it is 0, do nothing. The vs part is a suffix that can be used on most instructions.

What is in $\mathbf{r0}$, $\mathbf{r1}$ after this runs?

A:
$$r0 = 0$$
, $r1 = 1$
B: $r0 = 1$, $r1 = 1$
C: $r0 = 0$, $r1 = 0 \times 80000000$
D: $r0 = 1$, $r1 = 0 \times 80000000$
E: Something else



adds r0, r1, r0 movne r3, #0


What is in **r3** after this runs?

Instruction Set

Table 6.3 Condition mnemonics

cond	Mnemonic	Name	CondEx
0000	EQ	Equal	Z
0001	NE	Not equal	Z
0010	CS/HS	Carry set / unsigned higher or same	C
0011	CC/LO	Carry clear / unsigned lower	C
0100	MI	Minus / negative	N
0101	PL	Plus / positive or zero	N
0110	VS	Overflow / overflow set	V
0111	VC	No overflow / overflow clear	\overline{V}
1000	HI	Unsigned higher	₹C
1001	LS	Unsigned lower or same	Z OR $\overline{\mathbb{C}}$
1010	GE	Signed greater than or equal	$\overline{N} \oplus \overline{V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\overline{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	Z OR $(N \oplus V)$
1110	AL (or none)	Always / unconditional	Ignored

Compute the sum from 0 to the value stored in r1, put the answer in r0.




•••

```
r15(pc)
```

```
mov r0, #0
add r0, r1, r0
subs r1, #1
@go back and loop if r1 is non-zero!
```

Compute the sum from 0 to the value stored in r1,




```
r15(pc)
```

The **Program Counter** determines which instruction to run next. It's "just" another register.

Each instruction is at an address

Compute the sum from 0 to the value stored in r1,



•••

```
r15(pc)
```

```
0x100 mov r2, #1
0x104 mul r2, r2, r1
0x108 subs r0, #1
0x10c subne r15, #8

the contraction
is at an address
```

What is in r2 after the program runs?

A: 0×00000000 (12)

B: 0x00000051 (81)

C: 0×000000027 (27)

D: 0×000000003 (3)

Write a program that subtracts 7 from r1 until r1 is below zero, and stores the number of subtractions in r2.

Table 6.3 Condition mnemonics

cond	Mnemonic	Name	CondEx
0000	EQ	Equal	Z
0001	NE	Not equal	Z
0010	CS/HS	Carry set / unsigned higher or same	C
0011	CC/LO	Carry clear / unsigned lower	C
0100	MI	Minus / negative	N
0101	PL	Plus / positive or zero	N
0110	VS	Overflow / overflow set	V
0111	VC	No overflow / overflow clear	\overline{V}
1000	HI	Unsigned higher	₹C
1001	LS	Unsigned lower or same	Z OR $\overline{\mathbb{C}}$
1010	GE	Signed greater than or equal	$\overline{N} \oplus \overline{V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\overline{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	Z OR $(N \oplus V)$
1110	AL (or none)	Always / unconditional	Ignored