


Content Indexing

PDF
Number of pages

01.Index	-----1
02.Change List	-----2
03.Block Diagram	-----3
05.Power tree-RK805-1	-----4
07.System Power-PMIC RK805-1	-----5
08.RK3328 Power	-----6
09.RK3328 OSC/PLL/OTP/SARADC	-----7
10.RK3328 DDR Controler	-----8
11.RK3328 eMMC Controler/TF	-----9
12.RK3328 USB2 PHY/USB3 PHY	-----10
13.RK3328 SDIO/UART/I2C/I2S/IR	-----11
14.RK3328 HDMI PHY	-----12
15.RK3328 AV Interface	-----13
16.RK3328 FEPHY	-----14
17.RAM DDR3 2x16bit	-----15
18.RAM DDR3 4x16bit-option	-----16
20.RAM DDR4 4x8bit-support-4GB-option	-----17
21.TF/SD Card	-----18
23.Flash-eMMC	-----19
25.USB Port	-----20
26.HDMI OUT Port	-----21
28.S/PDIF Port	-----22
29.AV OUT Port	-----23
30.10/100M-Embed PHY	-----24
33.10/100/1000M-External PHY	-----25
35.Debug UART2	-----26
37.WIFI+BT_1T1R_With Embed 100M	-----27
38.WIFI+BT_2T2R_With Embed 100M	-----28
40.RAM DDR4 4x16bit-2GB/3GB/4GB	-----29
41.WIFI+BT_1T1R_With 1000M Ethernet	-----30
42.WIFI+BT_2T2R_With 1000M Ethernet	-----31

RK3328 BOX Ref



Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option





Combined property string:


{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Note:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted





Power Timing

TYPE	VOLT	STEP	PowerName
BUCK1	1.1V		VDD_LOG
BUCK2	1.1V		VDD_ARM
BUCK3	FB=0.8V		VCC_DDR
BUCK4	3.3V		VCC_IO
LDO1	1.8V		VCC_18
LDO2	1.8V		VCC18_eMMC
LDO3	1.0V		VDD_10

IO Domain Voltage	IO Voltage=3.3V	IO Voltage=1.8V
VCCIO_PMU	3.3V	Not Support
VCCIO1	3.3V	Not Support
VCCIO2		1.8V (Default) eMMC
VCCIO3	3.3V (Default)	
VCCIO4	3.3V (Default) WIFI:RTL8723BS	
VCCIO5	3.3V (Default)	
VCCIO6	3.3V (Default)	

U800N

ARM

VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE

GPU/Logic

VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC

RK3328

BGA395_14R00X14R00X1R24

VDD_ARM

>100Mil

PCB LAYOUT Note: All capacitances should close to SOC,
and one of 22uF capacitance should be placed right under the pin

VDD_LOG


>100Mil

PCB LAYOUT Note: All capacitances should close to SOC,
and one of 22uF capacitance should be placed right under the pin

U800O


U800P

U800Q




RK3328

BGA395_14R00X14R00X1R24



RK3328

BGA395_14R00X14R00X1R24



RK3328

BGA395_14R00X14R00X1R24



Fuzhou Rockchip Electronics

Project:		RK3328_BOX_Ref	
File:		RK3328 Power	
Date:	Monday, July 31, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	6 of 31

U800A

OSC

XOUT24M

T1

R900

1

2

22R

5%

R0402

C900

12pF

C0G

50V

C0402

Y900

XOUTGND1

2

3

GND2

XIN

1

24MHz

CRY4_3R20X2R50X0R80

C901

12pF

C0G

50V

C0402

XIN24M

R1

PLL Power

PLL_DVDD_1V0

H7

PLL_AVDD_1V8

H5

SARADC

SARADC_IN0

SARADC_IN1

SARADC_AVDD_1V8

M18

RECOVER

SARADC_IN1

OTP/eFUSE

OTP_VCC18

N16

EFUSE_VP

P16

VCC_18

C910

100nF

X5R

10V

C0402

VDDPLL/USB30_1V0

C903

100nF

X5R

10V

C0402

C904

1uF

X5R

10V

C0402

>12Mil

L900

180R-100M

L0603

VDD_10

C905

4.7uF

X5R

6.3V

C0402

VDDPLL/USB30_1V8

C907

100nF

X5R

10V

C0402

C908

1uF

X5R

10V

C0402

>12Mil

L901

180R-100M

L0603

VCC_18

C909

4.7uF

X5R

6.3V

C0402

RK3328

BGA395_14R00X14R00X1R24

VCC_18 R906 1 2 10K 5% SARADC_IN1 R0402

R908

10K

5%

R0402

DNP

C913 2 1 100nF X5R 10V C0402

VCC_18 R909 1 2 10K 5% R0402

R912

10K

5%

R0402

DNP

R911 1 2 22R 5% R0402

RECOVER

SW900

RECOVER_key

TS-3220S

D900

ESD5451N




ESD0402

SARADC_IN0	SARADC_IN1	Up Resistance	Down Resistance	
Recover		DNP	10K	
BOM1		110K	10K	
BOM2		100K	20K	
BOM3		100K	33K	
BOM4		36K	18K	
BOM5		51K	36K	
BOM6		51K	51K	
BOM7		36K	51K	
BOM8		18K	36K	
BOM9		33K	100K	
BOM10		20K	100K	
BOM11		10K	110K	
BOM12		10K	DNP	

Rockchip
瑞芯微电子

Fuzhou Rockchip Electronics



Project:	RK3328_BOX_Ref		
File:	RK3328 OSC/PLL/OTP/SARADC		
Date:	Monday, July 31, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	7 of 31



SDMMC0_D0	-----	SD_D0
SDMMC0_D1	-----	SD_D1
SDMMC0_D2/JTAG_TCK	-----	SD_D2
SDMMC0_D3/JTAG_TMS	-----	SD_D3
SDMMC0_CMD	-----	SD_CMD
SDMMC0_CLK	-----	SD_CLK
SDMMC0_DET	-----	SD_DET
VCCIO3	-----	VCC_IO
SDMMC0EXT_D0	-----	WIFI_D0_EXT
SDMMC0EXT_D1	-----	WIFI_D1_EXT
SDMMC0EXT_D2	-----	WIFI_D2_EXT
SDMMC0EXT_D3	-----	WIFI_D3_EXT
SDMMC0EXT_CMD	-----	WIFI_CMD_EXT
SDMMC0EXT_CLK	-----	WIFI_CLK_EXT
GPIO3_A1	-----	WIFI_WAKE_HOST_EXT
VCCIO6	-----	VCCIO_WL_EXT
SDMMC0_D0	-----	WIFI_D0_EXT
SDMMC0_D1	-----	WIFI_D1_EXT
SDMMC0_D2/JTAG_TCK	-----	WIFI_D2_EXT
SDMMC0_D3/JTAG_TMS	-----	WIFI_D3_EXT
SDMMC0_CMD	-----	WIFI_CMD_EXT
SDMMC0_CLK	-----	WIFI_CLK_EXT
SDMMC0_DET	-----	WIFI_WAKE_HOST_EXT
VCCIO3	-----	VCCIO_WL_EXT
SDMMC0EXT_D0	-----	SD_D0
SDMMC0EXT_D1	-----	SD_D1
SDMMC0EXT_D2	-----	SD_D2
SDMMC0EXT_D3	-----	SD_D3
SDMMC0EXT_CMD	-----	SD_CMD
SDMMC0EXT_CLK	-----	SD_CLK
SDMMC0EXT_DET	-----	SD_DET
VCCIO6	-----	VCC_IO

Note:
SDMMC0 support SD Boot, Max 150MHz
SDMMC0EXT does not support SD Boot, Max 100MHz

In gigabit Ethernet requirements:
If requiring high performance WIFI, WIFI SDIO
connects to SDMMC0 port, causing without supporting SD Boot
And SDMMC0EXT connects to SD Card




RK3328
BGA395_14R00X14R00X1R24


Note:
Ethernet configuration selection
WIFI/BT configuration selection

- Only 100M Ethernet:
using internal 100M PHY
WIFI+BT module connection selection
1) SDMMC1 for WIFI, UART0 for BT
refer to DEMO1
2) USB WIFI+BT module
- Only 1000M Ethernet:
using external 1000M PHY
WIFI+BT module selection
1) USB WIFI+BT module
2) SDMMC0EXT for WIFI, UART2 for BT
(support without flow control)
refer to DEMO3,4,5
- Dual 100M Ethernet:
internal 100M PHY +
external 100M PHY
WIFI+BT module selection
1) SDMMC1 for WIFI, UART1 for BT
2) USB Interface WIFI+BT module

10/100M RMII Interface	10/100M/1000M RGMII Interface
MAC_TXD0 <-----> PHY_TXD0	MAC_TXD0 <-----> PHY_TXD0
MAC_TXD1 <-----> PHY_TXD1	MAC_TXD1 <-----> PHY_TXD1
MAC_TXD2 <-----> PHY_TXD2	MAC_TXD2 <-----> PHY_TXD2
MAC_TXD3 <-----> PHY_TXD3	MAC_TXD3 <-----> PHY_TXD3
MAC_TXEN <-----> PHY_TXEN	MAC_TXEN <-----> PHY_TXEN
MAC_TXCLK <-----> PHY_TXCLK	MAC_TXCLK <-----> PHY_TXCLK
MAC_RXD0 <-----> PHY_RXD0	MAC_RXD0 <-----> PHY_RXD0
MAC_RXD1 <-----> PHY_RXD1	MAC_RXD1 <-----> PHY_RXD1
MAC_RXD2 <-----> PHY_RXD2	MAC_RXD2 <-----> PHY_RXD2
MAC_RXD3 <-----> PHY_RXD3	MAC_RXD3 <-----> PHY_RXD3
MAC_RXDV <-----> PHY_CRSDV	MAC_RXDV <-----> PHY_RXDV
MAC_RXER <-----> PHY_RX_ER	MAC_RXER <-----> PHY_RX_ER
MAC_CLK <-----> PHY_CLK	MAC_CLK <-----> PHY_CLK00T125
MAC_MDIO <-----> PHY_MDIO	MAC_MDIO <-----> PHY_MDIO
MAC_MDC <-----> PHY_MDC	MAC_MDC <-----> PHY_MDC
PHY_RST <-----> PHY_RST	PHY_RST <-----> PHY_RST




RK3328
BGA395_14R00X14R00X1R24



Note:
SDIO1+UART0 IO and GMAC IO
are multiplexed and alternative.

Rockchip 瑞芯微电子 Fuzhou Rockchip Electronics			
Project:	RK3328_BOX_Req		
File:	RK3328 SDIO/UART/I2C/I2S/IIR		
Date:	Tuesday, August 01, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet	11 of 31







Fuzhou Rockchip Electronics

Project:	RK3328_BOX_Ref		
File:	RK3328 AV Interface		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	13 of 31


U800J



RK3328
BGA395_14R00X14R00X1R24



USB20/FEPHY_1V8





When the embedded FEPHY is not in use, these two power supply is needed. The powers of internal TSADC and FEPHY are multiplexed. TSADC will not work if no power supply


Embed FEPHY

FEPHY_AVDD_1V0

VDD_10




VDD_LOG




Fuzhou Rockchip Electronics

Project:	RK3328_BOX_Ref		
File:	RK3328 FEPHY		
Date:	Tuesday, August 01, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	14 of 31





2X16bit DDR3

Note:
DDR3 Speed > =1600Mb/s
4 layer board




U1802




Note:
DDR3 Speed > =1600Mb/s
4 layer board

DDR3 FILTER



4x8bit DDR4




>>SDMMC0_D0
>>SDMMC0_D1
>>SDMMC0_D2/JTAG_TCK
>>SDMMC0_D3/JTAG_TMS

>>SDMMC0_CMD


>>SDMMC0_CLK

<<SDMMC0_DET


>>SDMMC0_PWREN





Note:
22R resistance
must close to CPU





TP2300 eMMCCLK





Note:
eMMC Update.





 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Ref		
File:	Flash-eMMC		
Date:	Monday, July 31, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	19 of 31



>>>OTG20_DM
 >>>OTG20_DP
 >>>USB20_HOST_DRV







>>>USB20_HOST_DM
 >>>USB20_HOST_DP




>>>USB30_RXP
 >>>USB30_RXN
 >>>USB30_TXP
 >>>USB30_TXN
 >>>USB30_DM
 >>>USB30_DP
 >>>USB30_HOST_DRV

Note:
 ESD of USB3.0 signal cannot be replaced randomly,
 if must, please choose the same specifications


$C_j \leq 0.4pF$





HDMI OUT




$C_j \leq 0.4 \text{ pF}$




$C_j \leq 0.4 \text{ pF}$



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Ref		
File:	HDMI OUT Port		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	21 of 31




Optical SPDIF OUT




Coaxial SPDIF OUT

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Ref		
File:	S/PDIF Port		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	22 of 31






AV OUT



2-Vrms Audio Line Driver






 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Ref		
File:	AV OUT Port		
Date:	Monday, July 31, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	23 of 31








Debug UART2

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Ref		
File:	Debug UART2/JTAG		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	<designer>	Sheet:	26 of 31




Using RTL8189ETV/FTV modules, please notice WIFI REG ON is on pin12 or pin34, choose according to the actual condition.







1X1 WIFI
AP6181/AP6212/AP6330/AP6335/RTL8189FTV/AP6255
RTL8723BS/XZ3538/XZ3660

OPTION	WIFI				BT	Crystals	VDDIO
	a	b/g/n	ac	5GHz			
AP6181	No	Yes	No	No	No	26MHz	1.71-3.6V
AP6212	No	Yes	No	No	Yes	26MHz	1.71-3.6V
XZ3538	No	Yes	No	No	Yes	26MHz	1.71-3.6V
AP6330	Yes	Yes	No	Yes	Yes	26MHz	1.2-2.9V
XZ3660	Yes	Yes	No	Yes	Yes	26MHz	1.2-2.9V
AP6335	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.63V
RTL8189FTV MODULE	No	Yes	No	No	No	40MHz On the module	3.3V
RTL8723BS	No	Yes	No	No	Yes		1.71-3.63V

OPTION	1	2	3	4	5
AP6181	Yes	Yes	No	Yes	
AP6212	Yes	Yes	No	Yes	
AP6330	Yes	Yes	No	Yes	
AP6335	Yes	Yes	Yes	Yes	
RTL8189FTV MODULE	No	No	No	No	
RTL8723BS	No	No	No	No	



Please close to CPU




BT UART2

BT ON: BT UART, remove Debug uart board
BT OFF: Debug UART2, connect to debug uart board

OPTION	WIFI			5GHz	BT	Crystals	VDDIO
	a	b/g/n	ac				
RTL8189FTV MODULE	No	Yes	No	No	No		3.3V
RTL8723BS	No	Yes	No	No	Yes		1.71-3.63V










1X1 WIFI
RTL8189ETV/FTV
RTL8723BS

Using RTL8189ETV/FTV modules, please notice WIFI REG ON is on pin12 or pin34, choose according to the actual condition.



Using RTL8189ETV/FTV modules, please notice WIFI REG ON is on pin12 or pin34, choose according to the actual condition.

Rockchip 瑞芯微电子 Fuzhou Rockchip Electronics			
Project:	RK3328_BOX_Ref		
File:	WIFI+BT_1T1R		
Date:	Tuesday, August 01, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	30 of 31



Note:
Now only test RTL8822BS can without flow control, CTS of RTL8822BS should be grounded.