


Content Indexing

PDF  
Number of pages

01.Index	-----1
02.Change List	-----2
03.Block Diagram	-----3
05.Power tree-RK805-1	-----4
07.System Power-PMIC RK805-1	-----5
08.RK3328 Power	-----6
09.RK3328 OSC/PLL/OTP/SARADC	-----7
10.RK3328 DDR Controler	-----8
11.RK3328 eMMC Controler/TF	-----9
12.RK3328 USB2 PHY/USB3 PHY	-----10
13.RK3328 SDIO/UART/I2C/I2S/IR	-----11
14.RK3328 HDMI PHY	-----12
15.RK3328 AV Interface	-----13
16.RK3328 FEPHY	-----14
20.RAM DDR4 4x8bit-support-4GB	-----15
21.TF/SD Card	-----16
23.Flash-eMMC	-----17
25.USB Port	-----18
26.HDMI OUT Port	-----19
28.S/PDIF Port	-----20
29.AV OUT Port	-----21
32.10/100/1000M-ExternalPHY	-----22
35.Debug UART2	-----23
38.WIFI+BT_2T2R	-----24

RK3328



Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:


{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}


Note:

Component parameter description

- 1. DNP stands for component not mounted temporarily
- 2. If Value or option is DNP, which means the area is reserved without being mounted










U800N

ARM


VDD\_CORE  
VDD\_CORE  
VDD\_CORE  
VDD\_CORE  
VDD\_CORE  
VDD\_CORE  
VDD\_CORE



PCB LAYOUT注意: 电容都要靠近主控, 其中一个22uF电容需要放在管脚正下方。

GPU/Logic

VDD\_LOGIC  
VDD\_LOGIC  
VDD\_LOGIC  
VDD\_LOGIC  
VDD\_LOGIC  
VDD\_LOGIC  
VDD\_LOGIC  
VDD\_LOGIC  
VDD\_LOGIC  
VDD\_LOGIC




PCB LAYOUT注意: 电容都要靠近主控, 其中一个22uF电容需要放在管脚正下方。

RK3328

BGA395\_14R00X14R00X1R24


U800O



RK3328

BGA395\_14R00X14R00X1R24


U800P



RK3328

BGA395\_14R00X14R00X1R24

U800Q



RK3328

BGA395\_14R00X14R00X1R24



Fuzhou Rockchip Electronics

Project:	RK3328_BOX_Demo5		
File:	RK3328 Power		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	6 of 24

U800A

OSC

XOUT24M

T1

R900

1

2

22R

5%

R0402

1

C900

12pF

C0G

50V

C0402

2

1

Y900

XOUTGND1

2

1

GND2

XIN

24MHz

CRY4\_3R20X2R50X0R80

1

C901

12pF

C0G

50V

C0402

2

1

XIN24M

R1

PLL Power

PLL\_DVDD\_1V0

H7

PLL\_AVDD\_1V8

H5

SARADC

SARADC\_IN0

SARADC\_IN1

SARADC\_AVDD\_1V8

M18

M17

VCC\_18

M16

N16

P16

C910

100nF

X5R

10V

C0402

1

2

RECOVER

SARADC\_IN1

VDDPLL/USB30\_1V0

C903

100nF

X5R

10V

C0402

1

2

C904

1uF

X5R

10V

C0402

1

2

C907

100nF

X5R

10V

C0402

1

2

C908

1uF

X5R

10V

C0402

1

2

C909

4.7uF

X5R

6.3V

C0402

1

2

C905

4.7uF

X5R

6.3V

C0402

1

2

C906

4.7uF

X5R

6.3V

C0402

1

2

C902

4.7uF

X5R

6.3V

C0402

1

2

C904

4.7uF

X5R

6.3V

C0402

1

2

C906

4.7uF

X5R

6.3V

C0402

1

2

C908

4.7uF

X5R

6.3V

C0402

1

2

C910

100nF

X5R

10V

C0402

1

2

C912

100nF

X5R

10V

C0402

1

2

C914

100nF

X5R

10V

C0402

1

2

C916

100nF

X5R

10V

C0402

1

2

C918

100nF

X5R

10V

C0402

1

2

C920

100nF

X5R

10V

C0402

1

2

C922

100nF

X5R

10V

C0402

1

2

C924

100nF

X5R

10V

C0402

1

2

C926

100nF

X5R

10V

C0402

1

2

C928

100nF

X5R

10V

C0402

1

2

C930

100nF

X5R

10V

C0402

1

2

C932

100nF

X5R

10V

C0402

1

2

C934

100nF

X5R

10V

C0402

1

2

C936

100nF

X5R

10V

C0402

1

2

C938

100nF

X5R

10V

C0402

1

2

C940

100nF

X5R

10V

C0402

1

2

C942

100nF

X5R

10V

C0402

1

2

C944

100nF

X5R

10V

C0402

1

2

C946

100nF

X5R

10V

C0402

1

2

C948

100nF

X5R

10V

C0402

1

2

C950

100nF

X5R

10V

C0402

1

2

C952

100nF

X5R

10V

C0402

1

2

C954

100nF

X5R

10V

C0402

1

2

C956

100nF

X5R

10V

C0402

1

2

C958

100nF

X5R

10V

C0402

1

2

C960

100nF

X5R

10V

C0402

1

2

C962

100nF

X5R

10V

C0402

1

2

C964

100nF

X5R

10V

C0402

1

2

C966

100nF

X5R

10V

C0402

1

2

C968

100nF


X5R

10V


C0402

1



2



RK3328  
BGA395\_14R00X14R00X1R24


 Fuzhou Rockchip Electronics			
Project:	RK3328_BOX_Demo5		
File:	RK3328 DDR Controler		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	8 of 24





For WIFI

**Note:**  
该项目不要求SD BOOT，  
然后由于模具原因，  
把SDMMC0EXT更改接SD/TF卡。  
SDMMC0接WIFI




For SD/TF card


**Note:**  
SDMMC0支持SD Boot，Max 150MHz  
SDMMC0EXT不支持SD Boot，Max 100MHz




SDMMC0_D0	-----	SD_D0
SDMMC0_D1	-----	SD_D1
SDMMC0_D2/JTAG_TCK	-----	SD_D2
SDMMC0_D3/JTAG_TMS	-----	SD_D3
SDMMC0_CMD	-----	SD_CMD
SDMMC0_CLK	-----	SD_CLK
SDMMC0_DET	-----	SD_DET
VCCIO3	-----	VCC_IO
SDMMC0EXT_D0	-----	WIFI_D0_EXT
SDMMC0EXT_D1	-----	WIFI_D1_EXT
SDMMC0EXT_D2	-----	WIFI_D2_EXT
SDMMC0EXT_D3	-----	WIFI_D3_EXT
SDMMC0EXT_CMD	-----	WIFI_CMD_EXT
SDMMC0EXT_CLK	-----	WIFI_CLK_EXT
GPIO3_A1	-----	WIFI_WAKE_HOST_EXT
VCCIO6	-----	VCCIO_WL_EXT

SDMMC0_D0	-----	WIFI_D0_EXT
SDMMC0_D1	-----	WIFI_D1_EXT
SDMMC0_D2/JTAG_TCK	-----	WIFI_D2_EXT
SDMMC0_D3/JTAG_TMS	-----	WIFI_D3_EXT
SDMMC0_CMD	-----	WIFI_CMD_EXT
SDMMC0_CLK	-----	WIFI_CLK_EXT
SDMMC0_DET	-----	WIFI_WAKE_HOST_EXT
VCCIO3	-----	VCCIO_WL_EXT
SDMMC0EXT_D0	-----	SD_D0
SDMMC0EXT_D1	-----	SD_D1
SDMMC0EXT_D2	-----	SD_D2
SDMMC0EXT_D3	-----	SD_D3
SDMMC0EXT_CMD	-----	SD_CMD
SDMMC0EXT_CLK	-----	SD_CLK
SDMMC0EXT_DET	-----	SD_DET
VCCIO6	-----	VCC_IO

如果WIFI需要高性能，前提是不需要支持SD Boot功能  
WIFI SDIO接到SDMMC0口上。  
SDMMC0EXT接SD卡



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo5		
File:	RK3328 USB2 PHY/USB3 PHY		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	10 of 24



U800I

HDMI2.0 out

HDMI\_TXCLKN  
HDMI\_TXCLKP

HDMI\_TX0N  
HDMI\_TX0P

HDMI\_TX1N  
HDMI\_TX1P

HDMI\_TX2N  
HDMI\_TX2P

HDMI\_EXTR

HDMI\_AVDD\_1V8

HDMI\_AVDD\_1V0

RK3328

BGA395\_14R00X14R00X1R24

R1420 1 2 2.2R 5% R0402

L1403

NC/MCZ1210DH900L2TA0G

RP2\_0405 DNP

R1421 1 2 2.2R 5% R0402

R1422 1 2 2.2R 5% R0402

R1423 1 2 2.2R 5% R0402

R1424 1 2 2.2R 5% R0402

R1425 1 2 2.2R 5% R0402

R1426 1 2 2.2R 5% R0402

R1427 1 2 2.2R 5% R0402


>>>HDMI\_TX\_C-  
>>>HDMI\_TX\_C+

>>>HDMI\_TX\_D0-  
>>>HDMI\_TX\_D0+

>>>HDMI\_TX\_D1-  
>>>HDMI\_TX\_D1+


>>>HDMI\_TX\_D2-  
>>>HDMI\_TX\_D2+


**HDMI TMDS trace  
100 Ohm +-10%**




Fuzhou Rockchip Electronics


Project:	RK3328_BOX_Demo5		
File:	RK3328 HDMI PHY		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	12 of 24



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo5		
File:	RK3328 AV Interface		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	13 of 24




RK3328  
BGA395\_14R00X14R00X1R24




内置FEPHY不用时，这两路电源也需要供电。  
内部TSADC和FEPHY电源共用。  
如果不供电，会造成TSADC无法工作。


USB20/FEPHY\_1V8




FEPHY\_AVDD\_1V0






VDD\_LOG





Embed FEPHY

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo5		
File:	RK3328 FEPHY		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	14 of 24











>>>OTG20\_DM  
 >>>OTG20\_DP  
 >>>USB20\_HOST\_DRV







>>>USB30\_RXP  
 >>>USB30\_RXN  
 >>>USB30\_TXP  
 >>>USB30\_TXN  
 >>>USB30\_DM  
 >>>USB30\_DP  
 >>>USB30\_HOST\_DRV









Note:  
 USB3.0信号的ESD不能随便换掉  
 如需换那么必须选择相同的规格。


$Cj \leq 0.4pF$


 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo5		
File:	USB Port		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	17 of 24

## 4X8bit DDR4







 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo5		
File:	HDMI OUT Port		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	18 of 24




Optical SPDIF OUT

<div><div><div><div></div><div></div></div><div><div></div><div></div></div></div><div><div>Rockchip</div><div>瑞芯微电子</div></div><div>Fuzhou Rockchip Electronics</div></div>			
Project:	RK3328_BOX_Demo5		
File:	S/PDIF Port		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	19 of 24



AV OUT




VDAC\_OUT

AOL


AOR

MUTE\_CTL




当输入电源为5v时候，R2906、R2907阻值需要调整，否则会有声音输出。


2-Vrms Audio Line Driver

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo5		
File:	AV OUT Port		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	Zhangdz	Sheet:	20 of 24





Debug UART2





BT UART2




BT ON: BT UART, 需移除Debug uart小板

BT OFF: Debug UART2, 可接debug uart小板


 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo5		
File:	Debug UART2/JTAG		
Date:	Tuesday, July 18, 2017	Rev:	V1.1
Designed by:	<designer>	Sheet:	22 of 24



Close to CPU



50 Ohm RF trace



Note:  
目前只验证RTL8822BS可不用流控  
RTL8822BS的CTS要接地处理。

峰值最大有600mA  
靠近WIFI模组管脚放置

请根据实际贴的模组选择IO电压值  
软件也需对应修改配置。