

Oak Trail Platform - Alpine Bay

Customer Reference Board Schematics

December 2010

Revision 1.5

Intel Confidential

Document Number: 448204



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

This document contains information on products in the design phase of development.

*Other names and brands may be claimed as the property of others.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Copyright $\ensuremath{@}$ 2010, Intel Corporation. All rights reserved.




Revision History

Document Number	Revision Number	Description	Revision Date
448204	0.7	Initial release	May 2010
		Updated Lincroft processor, Whitney Point chipset and PMIC Connector symbol	
		Added relevant notes for validation specific circuit sheets	
		Added note on external VR back up option for VCC180 rail for Lincroft processor	
448204	1.0	Added note on HDMI audio reserved SDI port	October 2010
		Removed duplicate circuitry for GTREF and CREF for Whitney Point chipset	
		Corrected SDIO1 net names	
		Updated RSVD pin connections for Whitney Point chipset and Lincroft processor	
		Page 3	
		Corrected no_stuff notes for DDR2 terminations	
	•	Page 4	
		Changed R2 to R5G5 (to minimize layout work)	
		Changed R1 package to 0402 (to minimize layout work)	
		Added notes on RSVD pin terminations	
		Page 16	
		Added notes on RSVD pin terminations	
		Page 48	
448204	1.1 sal Pag • Ad	Changed 10 kOhms R3H1 package to 0603 to retain the same package as before when 100 kOhms was used.	November 2010
		Page 36	
		Added notes on pull up voltage change for SMC_EXTSMI# signal	
		Page 37	
		Added notes on pull up voltage change for SMC_WAKE_RUNTIME_SCI# signal	
		Page 6,7,45	
		Added notes on Lincroft VCCPDDR sighting	
		Overall Schematics	
		Updated Lincroft and Whitney Point symbol	



Document Number	Revision Number	Description	Revision Date
448204	1.5	Page 1 • corrected USB port numbering in the block diagram	December 2010

§



OAK TRAIL REFERENCE AND VALIDATION PLATFORM (RVP)

Description

LED

CR9H1

LED REFDES DESCRIPTION CR2F4 NUM LOCK CR2F5 CAPS LOCK CR2F6 SCROLL LOCK CR2F7 SYS PWR GOOD CR2F8 S3 CR1F2 CR1F4 S5 POWER MODE1 CR6H1 CR6H2 POWER MODE0 CR6H3 POWER MODE2 CR9G2 PMIC PWR GOOD RESET OUT CR9G3 THERM TRIP CR9G4 CR9G5 PROCHOT

Default

1 - 2

1 - 2

Jumper Settings Jumper

Default

2-3

J9D2

J1D1 J1F1 J2B2 J2D1 J2D2 J2D3 J2D4 J2F1 J7A1 J3D1 J3D4 J6G2 J7C3 J9F1 J9F2	1-X 1-X 1-X 1-X 1-X 1-X 1-X 1-X 1-X 1-X	Virtual Battery Force SMC shutdown Programming EC SPI Flash EC disable EC JTAG enable LVDS PWN selection (Normal PWM or Inverted PWM) LID switch Backlight select - I2C based or PwM based Programming WPT SPI Flash Enable SV setup EC Reserved 1 WPT JTAG select DDR Ratio select Force VID Enable Force VID Enable
J2A2 J2B1 J6C3 J7C1 J7C2 J7C5 J8A1 J9B1 J9B1 J9B2 J9B4	2-3 2-3 1-2 1-X 1-X 2-3 1-X 1-X 1-X 1-X 1-X 2-3	EC debug on RS232 EC debug on RS232 1.8V or 3.3V selection for SD interface GPIO expander GPIO expander PMIC GPIO voltage selection Manfuacturing mode GPIO Expander GPIO Expander GPIO Expander GPIO Expander PCIe slot power control 3.3U or 3.3S

SMBUS/I2C ADDRESSES


I2C/SMBUS	DEVICE	ADDRESS
WPT 12C0 12C0 12C0 12C1 12C1	ACCELEROMETER COMPASS XDP LVDS HDMI	30H 3CH
EC SMB_THRM SMB_THRM SMB_THRM SMB_GEN SMB_GEN SMB_GEN SMB_BS	LINCROFT THERMAL SENSOR SKIN THERMAL SENSOR ALS BOARD ID DRIVER FOR 7 SEG BATTERY CHARGER	98H 96H 52H 30H 70H

PCB Footprints

SWITCHES Switch

SW2D1

SW1D1



IERR

Description


VIRTUAL BATTERY LID SWITCH

ALPI	INE BAY	Intel C	onfident	tial		
Title	NOTES					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	2	of	58	
2			1			


ALPINE BAY		Intel C				
Title	NOTES					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	2	of	58	

5


PCIe slot power control -- 3.3U or 3.3S



Lincroft North Complex (2 of 6)




Lincroft North Complex (3 of 6)




 $\frac{1}{2}$

Lincroft North Complex (4 of 6)




ALP	INE BAY	Intel C				
Title	LINCROFT (4 OF 6)					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	6	of	58	

5 4 3 2





Lincroft North Complex (6 of 6)


Lincroft Decoupling (REFER TO DESIGN GUIDE FOR OPTIMIZED PDBOM)





XDP CONNECTOR
















Rev


1.5

WHITNEY POINT South Complex (2 of 7) V3p3_VCCADIS_WPT R5C10 R5C12 R5C11 R5D7 R5D8 Y23C SDIO_0_CD# 22 SLOT0_CD_N Y23 SDIO 0 CD# W24 SDIO 0 CLK W25 SDIO 0 CLK W25 SDIO 0 CMD D12 SDIO 0 DATA[1] 0 V27 SDIO 0 DATA[1] 0 V25 SDIO 0 DATA[1] 0 V25 SDIO 0 DATA[1] 0 V25 SDIO 0 DATA[1] 0 V26 SDIO 0 DATA[1] 0 V27 SDIO 0 DATA[1] 0 V27 SDIO 0 DATA[1] 0 V28 SDIO 0 DATA[1] 0 V29 SDIO 0 DATA[1] 0 V29 SDIO 0 DATA[1] 0 V21 SDIO 0 DATA[1] 0 V22 SDIO 0 DATA[1] 0 V23 SDIO 0 DATA[1] 0 V23 SDIO 0 DATA[1] 0 V25 SDIO 0 DATA[1] 0 V26 SDIO 0 DATA[1] 0 V27 SDIO 0 DATA[1] 0 V28 SDIO 0 DATA[1] 0 V29 SDIO 0 D AE12 AG12 Y12 HDMI_CLKP HDMI_CLKN HDMI_DATA0P 22 SLOT0_DATA[7:0] HDMI_DATAON HDMI_DATAON HDMI_DATA1P HDMI_DATA1N HDMI_DATA2P R5D1 R5D5 R5D2 R5D3 HDMIDATA1_DN 29 HDMIDATA2_DP 29 HDMIDATA2_DN 29 HDMI_DATA1N HDMI_DATA2P HDMI_DATA2N HDMI_HPD HDMI_COMP HDMI_COMP 22 SLOT0_WP_N \[\sum_ HDMI_DDC_DATA 29 HDMI_DDC_CLK 29 I2C_2_SDATA I2C_2_SCLK 22 SLOT2_DATA[3:0] 22 SLOT2 CLK 22 SLOT2 CMD SDIO 2 CLK R5D10 0 NO_STUFF SATA_REXT SATA_LED# SDIO_1_DATA[0] SDIO_1_DATA[1] SDIO_1_DATA[1] SDIO_1_DATA[2] SDIO_1_DATA[3] SDIO_1_DATA[4] SDIO_1_DATA[6] SDIO_1_DATA[6] SDIO_1_CD# SDIO_1_CWP SDIO_1_CWL SDIO_1_CMD SLOT1_DATA[15:8] 22 AB25 USB_DN[0] USB_DP[1] 34 USBDAT1_DP 34 USBDAT1_DN 33 USBDAT2_DP AF24 USB_DP[2] USB_DN[2] AD24 AA26 AB27 G23 F24 D25 USB REFEXT SLOT1_CD 22 SLOT1_WP 22 SLOT1_CLK 22 SLOT1_CMD 22 NO_STUFF R4B37 0 D24 0.01uF NO STUFF SATA_RXP_CC 28 SATA_RXN_CC 28 0.01uF NO_STUFF SATA_TXP_CC 28 SATA_TXM_C C1C3 NO_STUFF SATA_TXN_CC 28 VALIDATION CABLE CONNECT **HD AUDIO HEADER** 9,13,16,28,29,30,32,34,35,36,37,40,41,42,43,48,51,52,53,56 +V3.3S NO_STUFF MOTT CANYON ADD IN CARD HEADER +V39316+10%26HDR23,24,25 R6(21/330,35,40,41,42ml8,52 +V3.3S_1.5S_HDA_I 2X8 HDR KEY12 16 HDA_BCLK_R 16 HDA_RST#_R 16 HDA_SYNC_R 16 HDA_SDO_R - NO_STUFF - I R5P10 R5P12 R5P14 R6D15 2m 1% 23.25.26.32.40.45.48.52.56 R6D14 ~~~ 10K HDA R6D17 HDA_SPKR 16,30 J6D4 DOCK RST# HDRR6D9 Intel Confidential **ALPINE BAY** Title WHITNEY POINT (2 OF 7) Size Document Number Rev A4 448204 1.5 Monday, December 06, 2010 58 Date: Sheet 15 3 5

WHITNEY POINT South Complex (3 of 7)







4 3 2

5

Date:


Monday, December 06, 2010


18

of


Sheet








5 3 2 1




SDIO/MMC

SDIO0

Note: Refer to the Technical Advisory [Whitney Point] Chipset, Sighting Update (#3462612). The doc # on CDI is 458825.



USB 2.0 (Back Panel)




3

5 4

USB HUB

5



ALP	INE BAY	Intel C				
Title	USB (2 OF 3)					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	24	of	58	

5 4 3 2

5 4 3 2 1

USB(FRONT PANEL)

(FOR UPHAM ADD IN CARD)


FRONT PANEL HEADER 1 Port 1, 2 from HUB



15,23,26,32,40,45,48,52,56 +V5U | RSC3 | 10K NO STUFF | USC1 | RSC3 | 10K NO STUFF | RSC3

9,15,16,17,20,21,23,24,26,27,30,35,40,41,45,48,52,53,56,58 +V<u>3.</u>3U

FRONT PANEL HEADER 2 From WPT




ALP	INE BAY	Intel C				
Title	USB (3 OF 3)					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	25	of	58	

5 4 3 2

 $\overline{5}$ $\overline{4}$ $\overline{3}$ $\overline{2}$ $\overline{1}$

SPI PORTS

(FOR VALIDATION PURPOSES ON CRB)





5 4 3 2 1

5 4 3 2 1


SATA PORT

SATA DIRECT CONNECT







5



4 3

HDMI CONNECTOR 13,15,28,30,32,42,51,56 +V5S 15 HDMIDATA2_DP HDMI CONN DATA2 DN 15 HDMIDATA2_DN 9,13,15,16,28,30,32,34,35,36,37,40,41,42,43,48,51,52,53,56 +V3.3S 15 HDMIDATA1_DP D1 Shield 15 HDMIDATA1_DN D0 Shield CK+ CK Shield 15 HDMIDATAO_DP 15 HDMIDATAO_DN DCC CLK DDC DATA 15 HDMI_DDC_CLK 🖎 15 HDMI_CLK_DP 15 HDMI_CLK_DN 15 HDMI_DDC_DATA HP DET 9,13,15,16,28,30,32,34,35,36,37,40,41,42,43,48,51,52,53,56 +V<u>3.</u>3S Q4B2 SHELL2 SHELL3 HDMI_DDC_CLK BSS138 C88841-002 HDMI_HOTPLUG_CONN R4B3 _____0 HDMI_DDC_DATA 13,15,28,30,32,42,51,56 +V5S HDMI_HOTPLUG_CONN 9,13,15,16,28,30,32,34,35,36,37,40,41,42,43,48,51,52,53,56 +V3.3S CR4B1 BAT54 15 HDMI_HOTPLUG Intel Confidential **ALPINE BAY** Title HDMI RCLAMP0524P Size Document Number NO_STUFF NO_STUFF ESD DIODES NO_STUFF A4 448204 1.5 Date: Monday, December 06, 2010 Sheet 29 3 5 4





FRONT PANEL AUDIO HEADER AUDIO FILTER CAD NOTE : R2B16 0 HDA_SENSE_FRONT_IO 30 USE LARGE SHAPE UNDER VREG FOR THERMALS 15,23,25,26,40,45,48,52,56 +V5U 9,13,15,16,28,29,30,34,3**5**,3**6,28,14**2),41,42,43,48,51,52,53,56 +V3.3S ADD VIAS FOR THERMAL RELIEF TO OTHER LAYERS 10% 13,15,28,29,30,42,51,56 +V<u>5S</u> R2B11 10K 5% R3B15 0.01 AUD_GND AUD GND +V_HDA_ANALOG HDA_FP_DETECT_HDR R2B9 +V_AUD_FILTERED R3B10 ___ FP_AUDIO_DET 16 NO_STUFF CAD NOTE: DA_FP_SENSE_HP C3B12 PLACE CLOSE TO FRONT PANEL HEADER C3B13 100uF 0.1uF 2X5-Header | C28-13 | C C2B5 AUD_GND AUD_GND AUD_GND =C2B7 = 10% C2B8 220PF 0.1uF 10% 20% AUD_GND AUD_GND CAD NOTE; AUD_GND ADD SEVERAL VIAS AFTER ETCH RESISTOR TO V_HDA_ANALOG AUD_GND AUD_GND CAD NOTE :PLACE 220PF CAPS CLOSE TO FRONT AUD_GND AUD_GND AUD_GND PANEL CONNECTOR C3A1 C3A2 0.1uF 0.1uF 30 HDA_PORT_FRONT_MIC1_R C C289 4.7uF HDA_PORT_FRONT_MIC1_R C R2B7 1K HDA_PORT_FRONT_MIC1_R HDR AUD_GND 4.7uF HDA_PORT_FRONT_MIC1_L_C R2B6 _____1K HDA_PORT_FRONT_MIC1_L_HDR 30 HDA_PORT_FRONT_MIC1_L CAD NOTE: PLACE ETCH RESISTOR UNDER CODEC AUD_GND C2C1 1+ 2 100uF HDA_PORT_FRONT_R_C R2B12 75 HDA_PORT_FRONT_R_HDR CAD NOTE : 30 HDA PORT FRONT R PLACE GROUND::AUD-GROUND DECOUPLING SITE AS CLOSE AS POSSIBLE TO AUDIO TRIPLE-STACK CONNECTOR C2B3 1+ 2 100uF HDA_PORT_FRONT_L C R2B8 75 HDA PORT_FRONT_L_HDR 30 HDA PORT FRONT I C3B10 0.01uF 10% C3B2 0.01uF 10% C3B1 0.01uF 10% FRONT PORT BIAS AUD_GND AUD_GND AUD_GND HDA_MIC1_VREF_R_C R2B15 4.7K HDA_PORT_FRONT_MIC1_R_HDR R2B13 0 C2B11 C3B11 0.01uF 10% C3A3 0.01uF 10% C3A4 | 0.01uF 10% NO_STUFF AUD_GND AUD_GND HDA_MIC1_VREF__L_C R2B3 4.7K HDA_PORT_FRONT_MIC1_L_HDR CAD NOTE: 30 HDA_MIC1_VREF_L DISTRIBUTE THREE NEAR THE REAR AUDIO JACK. C2B2 ONE NEAR THE FRONT PANEL AUDIO CONNECTOR. REMAINING ALONG ANTI-ETCH BETWEEN ANALOG / DIGITAL GROUND NO_STUFF AUD_GND Intel Confidential **ALPINE BAY** Title AUDIO (3 OF 3) Size Document Number Rev A4 448204 1.5

3

4

5

Monday, December 06, 2010


Sheet

Date:


58

32 of

COMMS(1 OF 3)



COMMS (2 OF 3)



ALP	INE BAY	Intel Confidential					
Title	COMMS (2 OF 3)						
Size	Document Number					Rev	
A4	448204					1.5	
Date:	Monday, December 06, 2010	Sheet	34	of	58		

5 4 3

 $\begin{array}{c} \text{COMMS(3 OF3)} \\ \text{(for upham and mott canyon add in cards on CRB)} \end{array}$ 28,42,51 +V12S +V12S_PCIESLOT1 +V12S_PCIESLOT2 +V3.3_PCIESLOT1 +V12S_PCIESLOT1 9,15,16,17,20,21,23,24,25,26,27,30,40,41,45,48,52,53,56,58 +V<u>3.</u>3U C9C4 =0.1uF 10% 9,15,16,17,20,21,23,24,25,26,27,30,40,41,45,48,52,53,56,58 +V3.3U +V3.3_PCIESLOT1 9,13,15,16,28,29,30,32,34,36,37,40,41,42,43,48,51,52,53,56 +V<u>3,3_PCIESLOT1</u> C9C3 22uF PRSNT1# +12V3 +12V4 GND6 JTAG2 JTAG3 JTAG4 JTAG5 B1 +12V1
B2 +12V2
B3 RSVD1
B4 RSVD1
B5 SMCLK
B6 SMDAT
B7 GND2
B8 +3.3V1
X B91 JTAG
WAKE# +12V1 A2 C9B5 =0.1uF 10% C9B4 =0.1uF 10% A5 × A6 × A7 × A8 × A9 A10 A11 CON3_HDR C9B8 = 22uF +3.3V2 +3.3V3 PWRGD PCIe Slot 3 Power Control J9B4- Default (2-3) PCIE_SLOT1_RST# Position (1-2) - 3.3A Position (2-3) - 3.3S | New PCIE_X1 SLOT 1 28.42.51 +V12S To Validate WI Fi and BT modules +V12S_PCIESLOT1 C9B1 =0.1uF 10% C9B3 22uF +V12S_PCIESLOT2 +V12S_PCIESLOT2 V3.3_PCIESLOT2 9,15,16,17,20,21,23,24,25,26,27,30,40,41,45,48,52,53,56,58 +V3.3U +V3.3_PCIESLOT2 B1 +12V1
B2 +12V2
B3 RSVD1
B4 RSVD1
B5 SMCLK
B6 SMDAT
B7 GND2
B8 +33V1
XB9 JTAG
B10 3.3VAUX
WAKE# 9,13,15,16,28,29,30,32,34,36,37,40,41,42,43,48,51,52,53,56 +V<u>3.</u>3S 9,15,16,17,20,21,23,24,25,26,27,30,40,41,45,48,52,53,56,58 +V<u>3.</u>3U PRSNT1# A1 A2 A3 A4 A5 × A6 × A7 × A8 × A9 +12V3 +12V4 GND6 JTAG2 JTAG3 JTAG4 JTAG5 +V3.3_PCIESLOT2 R9C3 C9C5 =0.1uF 10% C9D2 =0.1uF C9D1 22uF CON3_HDR C9C7 10% C9C6 22uF +3.3V2 +3.3V3 PWRGD A11 #812 RSVD2 GND7 RFCLK+ RSVD2 RFCLK+ RSD-0 REFCLK- RSD-0 RFCLK- RSD-0 RSD PCIe Slot 4 Power Control A13 × A14 × A15 A16 × A17 × A18 R9D1 0 J9D2 - Default (2-3) PCIE_X1 SLOT 2 Intel Confidential **ALPINE BAY** Title COMMS (3 OF 3) Size Document Number Rev A4 448204 1.5 Date: Monday, December 06, 2010 58 Sheet 35 of 3 5 4

3

Monday, December 06, 2010

Sheet

36 of


Date:

58


5


5


EMBEDDED CONTROLLER 2




SPI DEVICE FOR EC











5 3 2 1


MISCELLANEOUS



Front Panel LEDs



LNC Fan Header




ALPINE BAY		Intel C				
Title	MISC					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	42	of	58	

5 4 3 2 1

SENSORS SKIN TEMPERATURE SENSOR 9,13,15,16,28,29,30,32,34,35,36,37,40,41,42,48,51,52,53,56 +V3.3S +V3.3S 9,13,15,16,28,29,30,32,34,35,36,37,40,41,42,48,51,52,53,56 C7U6 0.1uF R7U18 10K 20% 7481_D1P_Q R7U21 SCLK SDATA Q3B4 C7U7 2N3904 =1000pl 10% ALRT#/THM2# # D2+ D2-7481_D1N_Q R7U23 ADT7481ARMZ-1 TEMP MON =1000pF 10% R7U22 SKIN THERM# Address: 0x4B 9,13,15,16,28,29,30,32,34,35,36,37,40,41,42,48,51,52,53,56 +V<u>3.</u>3S C3R1 0.1uF Accelerometer/Compass C3P1 =10uF 0603 20% 10% R3R8 9,16,19 I2C0_DATA SDA_A VDD_1 RSVD_1 9.13.15.16.28.29.30.32.34.35.36.37.40.41.42.48.51.52.53.56 9,16,19 I2C0_CLK SCL_A SDA_M C3R2 0.1uF 10% SCL_M VDD_IO_M RSVD 3 LSM303_SA0 SAO_A INT_1 INT_2 13,16 LCD_PID0 13,16 LCD_PID1 TP_LSM303_DRDY DRDY_M 18 OFFP OFFN NC_1 8 9 NC_2 SVDD RSVD_4 RSVD_5 RSVD_6 RSVD_7 GND_1 C3R3 _4.7uF LSM303DLH_Accelerometer_Magnetom 10% 9,13,15,16,28,29,30,32,34,35,36,37,40,41,42,48,51,52,53,56 +V3.3S Address: 0x18 Lincroft Thermal Sensor R3P1 10K 1% +V3.3S 9,13,15,16,28,29,30,32,34,35,36,37,40,41,42,48,51,52,53,56 R5J1 NO_STUFF H_THERMDA 4 C5J2 1000pF LSM303 SA0 VDD DP1 10% R5J3 C5J1 0.1uF DN1 H_THERMDC 4 10% EMC1403 DP2/DN3 C4J1 1000pF DN2/DP3 13,15,16,28,29,30,32,34,35,36,37,40,41,42,44 Q5Y1 ..2N3904 R4Y2 THERM R4J3 0 SMB_THRM_DATA_TEMP_SENS(C 13,36 SMB_THRM_DATA CAD NOTE: PLACE THE DDR2 R4Y1 ALERT THERMAL SENSOR NEAR DDR2 GND Intel Confidential **ALPINE BAY** Address: 0x4C PM_EXTTS1_EC 36 PM_EXTTS0_EC 36 Title SENSORS Size Document Number Rev A4 448204 1.5 Date: Monday, December 06, 2010 58 Sheet 43 of 3 5 4

5 4 3 2 1


PMIC (1 OF 4)



ALP	INE BAY	Intel C				
Title	PMIC (1 OF 4)					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	44	of	58	
2			1			


4 3 2

3




5 3 2 1

PMIC (4 OF 4)



5


Mounting Holes for PMIC module




BOM Note: Manually add one screw for each standoff to BOM. E38917-001 (M2.5x0.45)

Intel Confidential **ALPINE BAY** Title PMIC (4 OF 4) Document Number Size Rev A4 448204 1.5 Date: Monday, December 06, 2010 58 Sheet 47 of


4 3 2






5 4 3 2 1


SYSTEM VR 2




ALP	INE BAY	Intel C				
Title	VR (3 OF 6)					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	50	of	58	
$\overline{}$			4			

4 3 2









5 3 2

MOUNTING HOLES

Anchors for LNC/WPT (3ea / MPI skt)



Mounting holes for the PCB to chassis





5 4 3 2 1

5 4 3 2 1

VID LEVEL SHIFTER


USED FOR MANUAL VID IMPLEMENTATION. NOT REQUIRED FOR ONE-TO-ONE CONNECTION BETWEEN PMIC AND LINCROFT






ALP	INE BAY	Intel C				
Title	VID LEVEL SHIFTER					
Size	Document Number					Rev
A4	448204					1.5
Date:	Monday, December 06, 2010	Sheet	55	of	58	

5 4 3 2 1





5 3 2 1

ITP MUXES

