


Content Indexing

PDF
Number of pages

01.Index	-----1
02.Change List	-----2
03.Block Diagram	-----3
05.Power tree-RK805-1	-----4
07.System Power-PMIC RK805-1	-----5
08.RK3328 Power	-----6
09.RK3328 OSC/PLL/OTP/SARADC	-----7
10.RK3328 DDR Controler	-----8
11.RK3328 eMMC Controler/TF	-----9
12.RK3328 USB2 PHY/USB3 PHY	-----10
13.RK3328 SDIO/UART/I2C/I2S/IR	-----11
14.RK3328 HDMI PHY	-----12
15.RK3328 AV Interface	-----13
16.RK3328 FEPHY	-----14
18.RAM DDR3 4x16bit	-----15
21.TF/SD Card	-----16
23.Flash-eMMC	-----17
25.USB Port	-----18
26.HDMI OUT Port	-----19
28.S/PDIF Port	-----20
29.AV OUT Port	-----21
32.10/100/1000M-ExternalIPHY	-----22
35.Debug UART2	-----23
38.WIFI+BT_2T2R	-----24

RK3328



Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:


{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}


Note:

Component parameter description


- 1. DNP stands for component not mounted temporarily
- 2. If Value or option is DNP, which means the area is reserved without being mounted

Version	Date	Author	Change Note	Approved
V1.0	20170309	ZDZ	First edictor	
V1.1	20170421	ZDZ	1: C3820封装由0201更新为0402 2: 为了配合参考PCB模具，SDMMC0EXT更改接SD/TF卡，SDMMC0接WIFI （这点更改前提是客户不要求支持SD Boot功能） 由于IO电平关系，WIFI_REG_ON原先F3管脚GPIO3_B0，更新为W20管脚GPIO1_C2	
V1.2	20170718	ZDZ	1: 修改记录请见：RK3328_BOX_DEMO3_RK805-1_DDR3P416DD4_V12_SCH_Modify_Notes	







DC12V




VCC_SYS



IR Receiver



LED DISPLAY



VCC_DDR


Default:DDR3=1.5V

	DDR3	DDR3L	DDR4
VCC_DDR	1.527V	1.353V	1.2V
R725	100K 1%	47K 1%	51K 1%
R726	110K 1%	68K 1%	100K 1%

请根据实际选用的DDR颗粒
对应调整电压值。

RK805-1


QFN32_4R00X4R00X0R90_T



U800N

ARM


VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE
VDD_CORE



PCB LAYOUT注意: 电容都要靠近主控, 其中一个22uF电容需要放在管脚正下方。

GPU/Logic

VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC
VDD_LOGIC




PCB LAYOUT注意: 电容都要靠近主控, 其中一个22uF电容需要放在管脚正下方。

RK3328

BGA395_14R00X14R00X1R24


U800O



RK3328

BGA395_14R00X14R00X1R24


U800P



RK3328

BGA395_14R00X14R00X1R24

U800Q



RK3328

BGA395_14R00X14R00X1R24



瑞芯微电子

Fuzhou Rockchip Electronics

Project:	RK3328_BOX_Demo3		
File:	RK3328 Power		
Date:	Tuesday, July 18, 2017	Rev:	V1.2
Designed by:	Zhangdz	Sheet:	6 of 24

U800A

OSC

XOUT24M

T1

R900

1

2

22R

5%

R0402

1

5%

C900

12pF

C0G

50V

C0402

3

2

Y900

XOUTGND1

2

1

GND2

XIN

1

24MHz

CRY4_3R20X2R50X0R80

1

C901

12pF

C0G

50V

C0402

2

XIN24M

R1

PLL Power

PLL_DVDD_1V0

H7

PLL_AVDD_1V8

H5

SARADC

SARADC_IN0

SARADC_IN1

SARADC_AVDD_1V8

M18

RECOVER

SARADC_IN1

M17

M16

VCC_18

N16

C910

100nF

X5R

10V

C0402

P16

1

C910

100nF

X5R

10V

C0402

2

VDDPLL/USB30_1V0

C903

100nF

X5R

10V

C0402

1

C904

1uF

X5R

10V

C0402

2

C907

100nF

X5R

10V

C0402

1

C908

1uF

X5R

10V

C0402

2

L900

180R-100M

L0603

1

L901

180R-100M

L0603

2

C909

4.7uF

X5R

6.3V

C0402

1

VDD_10

C905

4.7uF

X5R

6.3V

C0402

1

C909

4.7uF

X5R

6.3V

C0402

1

VCC_18

1

C909

4.7uF

X5R


6.3V

C0402


2

RK3328

BGA395_14R00X14R00X1R24



SARADC_IN0 BOM版本	SARADC_IN1 PCB版本	Up阻值	Down阻值	
Recover		DNP	10K	
BOM1		110K	10K	
BOM2		100K	20K	
BOM3		100K	33K	
BOM4		36K	18K	
BOM5		51K	36K	
BOM6		51K	51K	
BOM7		36K	51K	
BOM8		18K	36K	
BOM9		33K	100K	
BOM10		20K	100K	
BOM11		10K	110K	
BOM12		10K	DNP	



Fuzhou Rockchip Electronics

Project:

RK3328_BOX_Demo3

File:

RK3328 OSC/PLL/OTP/SARADC

Date:

Tuesday, July 18, 2017

Rev:



V1.2

Designed by:

Zhangdz


Sheet:

7 of 24



For WIFI

Note:
该项目不要求SD Boot，
然后由于模具原因，
把SDMMC0EXT更改接SD/TF卡。
SDMMC0接WIFI layout会更好




For SD/TF card




Note:
SDMMC0支持SD Boot，Max 150MHz
SDMMC0EXT不支持SD Boot，Max 100MHz

SDMMC0_D0	-----	SD_D0
SDMMC0_D1	-----	SD_D1
SDMMC0_D2/JTAG_TCK	-----	SD_D2
SDMMC0_D3/JTAG_TMS	-----	SD_D3
SDMMC0_CMD	-----	SD_CMD
SDMMC0_CLK	-----	SD_CLK
SDMMC0_DET	-----	SD_DET
VCCIO3	-----	VCC_IO
SDMMC0EXT_D0	-----	WIFI_D0_EXT
SDMMC0EXT_D1	-----	WIFI_D1_EXT
SDMMC0EXT_D2	-----	WIFI_D2_EXT
SDMMC0EXT_D3	-----	WIFI_D3_EXT
SDMMC0EXT_CMD	-----	WIFI_CMD_EXT
SDMMC0EXT_CLK	-----	WIFI_CLK_EXT
GPIO3_A1	-----	WIFI_WAKE_HOST_EXT
VCCIO6	-----	VCCIO_WL_EXT
SDMMC0_D0	-----	WIFI_D0_EXT
SDMMC0_D1	-----	WIFI_D1_EXT
SDMMC0_D2/JTAG_TCK	-----	WIFI_D2_EXT
SDMMC0_D3/JTAG_TMS	-----	WIFI_D3_EXT
SDMMC0_CMD	-----	WIFI_CMD_EXT
SDMMC0_CLK	-----	WIFI_CLK_EXT
SDMMC0_DET	-----	WIFI_WAKE_HOST_EXT
VCCIO3	-----	VCCIO_WL_EXT
SDMMC0EXT_D0	-----	SD_D0
SDMMC0EXT_D1	-----	SD_D1
SDMMC0EXT_D2	-----	SD_D2
SDMMC0EXT_D3	-----	SD_D3
SDMMC0EXT_CMD	-----	SD_CMD
SDMMC0EXT_CLK	-----	SD_CLK
SDMMC0EXT_DET	-----	SD_DET
VCCIO6	-----	VCC_IO

如果WIFI需要高性能，前提是不需要支持SD Boot功能
WIFI SDIO接到SDMMC0口上。
SDMMC0EXT接SD卡



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo3		
File:	RK3328 USB2 PHY/USB3 PHY		
Date:	Tuesday, July 18, 2017	Rev:	V1.2
Designed by:	Zhangdz	Sheet:	10 of 24



U800I

HDMI2.0 out

HDMI_TXCLKN
HDMI_TXCLKP

HDMI_TX0N
HDMI_TX0P

HDMI_TX1N
HDMI_TX1P

HDMI_TX2N
HDMI_TX2P

HDMI_EXTR

HDMI_AVDD_1V8

HDMI_AVDD_1V0

RK3328

BGA395_14R00X14R00X1R24

R1420 1 2 2.2R 5% R0402

L1403

NC/MCZ1210DH900L2TA0G

RP2_0405 DNP

R1421 1 2 2.2R 5% R0402

R1422 1 2 2.2R 5% R0402

R1423 1 2 2.2R 5% R0402

R1424 1 2 2.2R 5% R0402

R1425 1 2 2.2R 5% R0402

R1426 1 2 2.2R 5% R0402

R1427 1 2 2.2R 5% R0402

>>>HDMI_TX_C-
>>>HDMI_TX_C+

>>>HDMI_TX_D0-
>>>HDMI_TX_D0+

>>>HDMI_TX_D1-
>>>HDMI_TX_D1+

>>>HDMI_TX_D2-
>>>HDMI_TX_D2+

HDMI TMDS trace
100 Ohm +-10%

VCC18_HDMI/VADC

>20M11

L1401 180R-100M L0603

VCC_18

VDD10_HDMI

>15M11

R1402 1 2 1R 5% R0603

VDD_10

C1400

100nF

X5R

10V

C0402

C1401

4.7uF

X5R

6.3V

C0402

C1402

1nF

X5R

50V

C0402

C1403

100nF

X5R

10V

C0402


C1404


1uF


X5R

10V

C0402




 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo3		
File:	RK3328 AV Interface		
Date:	Tuesday, July 18, 2017	Rev:	V1.2
Designed by:	Zhangdz	Sheet:	13 of 24




内置FEPHY不用时，这两路电源也需要供电。
内部TSADC和FEPHY电源共用。
如果不供电，会造成TSADC无法工作。


USB20/FEPHY_1V8




FEPHY_AVDD_1V0




VDD_LOG



Embed FEPHY

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo3		
File:	RK3328 FEPHY		
Date:	Tuesday, July 18, 2017	Rev:	V1.2
Designed by:	Zhangdz	Sheet:	14 of 24

Note:
颗粒速率 $\geq 1600 \text{ Mb/s}$






>>>SDMMC0EXT_D0
>>>SDMMC0EXT_D1
>>>SDMMC0EXT_D2
>>>SDMMC0EXT_D3

>>>SDMMC0EXT_CMD




>>>SDMMC0EXT_CLK









<<<SDMMC0EXT_DET


>>>SDMMC0_PWREN





TF Card







 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo3		
File:	HDMI OUT Port		
Date:	Tuesday, July 18, 2017	Rev:	V1.2
Designed by:	Zhangdz	Sheet:	19 of 24





External Undervoltage Detection
 External undervoltage detection can be used to muteshutdown the SGM89000 before an input device can generate a pop.
 The threshold seen at the UVP pin is 1.15V. A hysteresis is introduced with a resistive divider, where thresholds for startup and shutdown are determined respectively as follows:
 Startup Threshold: $V_{UP_start} = 1.15V \times (R11 + R12) / R12$
 Shutdown Threshold: $V_{UP_stop} = 1.15V \times (R11 + R12) / R12 - 4.6\mu A \times (R13 + R11) / (R11 + R12)$
 Hysteresis: $4.6\mu A \times (R13 + R11) / (R11 + R12)$
 The R13 is optional. If the R13 is not used, the UVP pin connects to the divider center tap directly.

AV OUT




2-Vrms Audio Line Driver

 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3328_BOX_Demo3		
File:	AV OUT Port		
Date:	Tuesday, July 18, 2017	Rev:	V1.2
Designed by:	Zhangdz	Sheet:	21 of 24





Debug UART2




BT UART2





BT ON: BT UART, 需移除Debug uart小板
BT OFF: Debug UART2, 可接debug uart小板




Close to CPU




32.768KHz default from CPU,
If there is a special application,
CPU cannot output 32.768KHz,
Then you need to
use the RK805-1 output 32.768KHz clock.



50 Ohm RF trace



Note:
目前只验证RTL8822BS可不用流控
RTL8822BS的CTS要接地处理。



请根据实际贴的模组选择IO电压值
软件也需对应修改配置。

峰值最大有600mA
靠近WIFI模组管脚放置

Rockchip 瑞芯微电子 Fuzhou Rockchip Electronics			
Project:	RK3328_BOX_Demo3		
File:	WIFI+BT_2T2R		
Date:	Tuesday, July 18, 2017	Rev:	V1.2
Designed by:	Zhangdz	Sheet:	24 of 24