{"payload":{"header_redesign_enabled":false,"results":[{"id":"712691039","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"InputBlackBoxOutput/Byte-Computer","hl_trunc_description":"ASIC design for an minimalist 8 bit computer ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":712691039,"name":"Byte-Computer","owner_id":53337979,"owner_login":"InputBlackBoxOutput","updated_at":"2023-12-26T05:01:29.721Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AInputBlackBoxOutput%252FByte-Computer%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/InputBlackBoxOutput/Byte-Computer/star":{"post":"DF0hBT8zeWTd0EeHJGQiXEcrnuH0Z-4p5e-6LCjwkSX2edk6DPit8WMJwEdsR4-uSlz78IeyrarXlKPhK1Au3Q"},"/InputBlackBoxOutput/Byte-Computer/unstar":{"post":"Jl2GmIlLCOnNZhDhEzxauLSNEWUNABlD2kVkKlvBicXZF3iDOHBshVwk04YnsbYzSOEHHUfxksmZMi7S_FubsA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"QOQxsiHbdhnKy7EzuTjhaIOVebfsoUad9KhXsxngyp4IP10dU0f4nuJJVLnIJ5L_mgt2PG5QmLwVJnEgoPdAvw"}}},"title":"Repository search results"}