











TLV1117LV

ZHCS055B-MAY 2011-REVISED FEBRUARY 2015

TLV1117LV 1A、 固定正电压、 低压降稳压器

特性

- 1.5% 典型精度
- 低 Io: 100µA (最大值)
 - 功耗比标准 1117 器件低 500 倍
- V_{IN}: 2V 至 5.5V
 - 最高绝对电压 V_{IN} = 6V
- 输出电流为 0mA 时保持稳定
- 低压降: V_{OUT} = 3.3V, 1A 时为 455mV
- 高电源抑制比 (PSRR): 频率 1kHz 时为 65dB
- 最低保证限流: 1.1A
- 使用具备成本效益的陶瓷电容时可保持稳定:
 - 等效串联电阻 (ESR) 为 0Ω
- 温度范围: -40°C 至 125°C
- 热关断及过流保护功能
- 采用小外形尺寸晶体管 (SOT)-223 封装
 - 请参见本文档末尾的机械、封装和可订购信息了 解提供的全部电压选项。

2 应用

- 机顶盒
- 电视与监视器
- PC 外设、笔记本电脑与主板
- 调制解调器与其他通信产品
- 开关电源后稳压

3 说明

TLV1117LV 系列低压降 (LDO) 线性稳压器是 TLV1117 这款常用稳压器的低输入电压版本。

TLV1117LV 器件功耗极低,与传统 1117 稳压器相比 低 500 倍,适用于 需要 超低静态电流的应用。 TLV1117LV 系列 LDO 还可在 0mA 负载电流下保持稳 定,不存在最低负载要求,因此适用于必须 在待机模 式为超小型负载供电的稳压器,在正常运行状态下需要 1A 大电流时同样如此。TLV1117LV 可提供出色的线 路与负载瞬态性能,从而可在负载电流要求由不足 1mA 变为超过 500mA 时产生幅值极低的下冲与过冲 输出电压。

高精度带隙与误差放大器提供 1.5% 的误差精度。凭借 超高电源抑制比 (PSRR),该器件适用于开关稳压器的 后稳压操作。其他实用 功能 包括低输出噪声和低压降 电压。

该器件可通过内部补偿,在使用 0 Ω ESR 电容器时保 持稳定。这些重要优势可实现对低成本小型陶瓷电容器 的使用。此外, 在必要时还可使用具有较高偏置电压和 温度降额的低成本电容器。


TLV1117LV 系列器件采用 SOT-223 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TLV1117LV	SOT-223 (4)	6.50mm x 3.50mm

(1) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。

典型应用电路





_	
	— .
	717
	· ж

1	特性	8	Application and Implementation	13
	应用 1		8.1 Application Information	
			8.2 Typical Application	
	修订历史记录		8.3 Do's and Don'ts	
	Pin Configuration and Functions	9	Power Supply Recommendations	14
-	Specifications	10	Layout	15
•	6.1 Absolute Maximum Ratings4		10.1 Layout Guidelines	15
	6.2 ESD Ratings		10.2 Layout Example	15
	6.3 Recommended Operating Conditions		10.3 Thermal Protection	
	6.4 Thermal Information		10.4 Power Dissipation	15
	6.5 Electrical Characteristics	11	器件和文档支持	16
	6.6 Typical Characteristics		11.1 器件支持	16
7	Detailed Description		11.2 文档支持	16
•	7.1 Overview		11.3 相关链接	16
	7.2 Functional Block Diagram		11.4 商标	16
	7.3 Feature Description		11.5 静电放电警告	16
	7.4 Device Functional Modes		11.6 术语表	17
	7.4 DOVIGO I GITOGOTGI MOGGO	12	机械、封装和可订购信息	17


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

已更改 首页图表1



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
IN	3	I	Input pin. See <i>Input and Output Capacitor Requirements</i> in the <i>Application and Implementation</i> section for more details.
OUT	2, Tab	0	Regulated output voltage pin. See Input and Output Capacitor Requirements for more details.
GND	1	_	Ground pin.



6 Specifications

6.1 Absolute Maximum Ratings

At $T_J = 25$ °C (unless otherwise noted). All voltages are with respect to GND. (1)

		MIN	MAX	UNIT
Maltana	V _{IN}	-0.3	6	V
Voltage	V _{OUT}	-0.3	6	V
Current	I _{OUT}	Internally limited		
Output short-circuit duration		Indefinite		
Continuous total power dissipation	P _{DISS}	See Thermal Information		
Tamaanatura	Operating junction, T _J	- 55	150	°C
Temperature	Storage, T _{stg}	- 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins $^{(1)}$	±2000	V
V	(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
V _{IN}	2	5.5	V
V _{OUT}	0	5.5	V
I _{OUT}	0	1	Α

6.4 Thermal Information

		TLV1117LV	
	THERMAL METRIC ⁽¹⁾	DCY (SOT-223)	UNIT
		4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	62.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	47.2	
$R_{\theta JC(top)}$	Junction-to-board thermal resistance	12	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.1	
ΨЈВ	Junction-to-board characterization parameter	11.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

At $V_{IN} = V_{OUT(nom)}$ + 1.5 V; I_{OUT} = 10 mA, C_{OUT} = 1.0 μF , and T_A = 25°C, unless otherwise noted.


PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range				2		5.5	V
		V _{OUT} > 2 V			-1.5%		1.5%	
V _{OUT}	DC output accuracy	1.5 V ≤ V _{OUT} < 2 V			-2%		2%	
	accuracy	1.2 V ≤ V _{OUT} < 1.5	V		-40		40	mV
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	V _{OUT(nom)} + 0.5 V ≤	V _{IN} ≤ 5.5 V, I _{OUT} =	10 mA		1	5	mV
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	$0 \text{ mA} \le I_{OUT} \le 1 \text{ A}$				1	35	mV
				I _{OUT} = 200 mA		115		mV
			V . 22V	I _{OUT} = 500 mA		285		mV
			V _{OUT} < 3.3 V	I _{OUT} = 800 mA		455		mV
V	Dropout voltage ⁽¹⁾	$V_{IN} = 0.98 x$		I _{OUT} = 1 A		570	800	mV
V_{DO}	Dropout voitage ***	V _{OUT(nom)}		I _{OUT} = 200 mA		90		mV
			V _{OUT} ≥ 3.3 V	I _{OUT} = 500 mA		230		mV
				I _{OUT} = 800 mA		365		mV
				I _{OUT} = 1 A		455	700	mV
I _{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$			1.1			Α
IQ	Quiescent current	I _{OUT} = 0 mA	DUT = 0 mA			50	100	μΑ
PSRR	Power-supply rejection ratio		V _{IN} = 3.3 V, V _{OUT} = 1.8 V, OUT = 500 mA, f = 100 Hz			65		dB
Vn	Output noise voltage	BW = 10 Hz to 100 I _{OUT} = 500 mA	BW = 10 Hz to 100 kHz, V _{IN} = 2.8 V, V _{OUT} = 1.8 V,			60		μV_{RMS}
t _{STR}	Startup time ⁽²⁾	$C_{OUT} = 1.0 \mu F, I_{OU}$	_Γ = 1 A			100		μs
UVLO	Undervoltage lockout	V _{IN} rising				1.95		V
_	Thermal shutdown	Shutdown, tempera	ture increasing			165		°C
T _{SD}	temperature	Reset, temperature	decreasing			145		°C
T _J	Operating junction temperature				-40		125	°C

 V_{DO} is measured for devices with $V_{OUT(nom)} = 2.5 \text{ V}$ so that $V_{IN} = 2.45 \text{ V}$. Startup time = time from when V_{IN} asserts to when output is sustained at a value greater than or equal to 0.98 × $V_{OUT(nom)}$.

TEXAS INSTRUMENTS


6.6 Typical Characteristics


At V_{IN} = $V_{OUT(nom)}$ + 1.5 V; I_{OUT} = 10 mA, C_{OUT} = 1.0 μF , and T_A = 25°C, unless otherwise noted.





Typical Characteristics (continued)









Figure 7. Quiescent Current vs Load

Figure 8. Current Limit vs Input Voltage







Figure 9. Power-Supply Rejection Ratio vs Frequency

Figure 10. Power-Supply Rejection Ratio vs Frequency








Figure 11. Power-Supply Rejection Ratio vs Output Current

Figure 12. Spectral Noise Density vs Frequency

TEXAS INSTRUMENTS

Typical Characteristics (continued)









Figure 13. Load Transient Response 200 mA to 500 mA, $$C_{\text{OUT}}=1~\mu\text{F}$$

Figure 14. Load Transient Response 200 mA to 500 mA, $C_{OUT} = 10 \; \mu F$







Figure 15. Load Transient Response 1 mA to 500 mA, $C_{OUT} = 1 \ \mu F$

Figure 16. Load Transient Response 1 mA to 500 mA, $$C_{OUT}=10~\mu F$$








Figure 17. Load Transient Response 200 mA to 1 A, $$C_{OUT}=1~\mu F$$

Figure 18. Load Transient Response 200 mA to 1 A, $$C_{OUT}=10~\mu F$$



Typical Characteristics (continued)









Figure 19. Load Transient Response 1 mA to 1 A, $$C_{\text{OUT}}=1~\mu\text{F}$$

Figure 20. Load Transient Response 1 mA to 1 A, $$C_{OUT}=10~\mu F$$







Figure 21. Line Transient Response V_{OUT} = 1.8 V, I_{OUT} = 10 mA

Figure 22. Line Transient Response V_{OUT} = 1.8 V, I_{OUT} = 500 mA







Figure 23. Line Transient Response V_{OUT} = 1.8 V, I_{OUT} = 1 A

Figure 24. Line Transient Response V_{OUT} = 1.8 V, I_{OUT} = 10 mA

TEXAS INSTRUMENTS

Typical Characteristics (continued)

At $V_{IN} = V_{OUT(nom)}$ + 1.5 V; I_{OUT} = 10 mA, C_{OUT} = 1.0 μF , and T_A = 25°C, unless otherwise noted.






7 Detailed Description

7.1 Overview

The TLV1117LV family of devices are a series of low quiescent current, high PSRR LDOs capable of handling up to 1 A of load current. These devices feature an integrated current limit, thermal shutdown, bandgap reference, and UVLO circuit blocks.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Current Limit

The TLV1117LV internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and can be calculated by the formula: $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates ($V_{IN} - V_{OUT}$) × I_{LIMIT} until thermal shutdown is triggered and the device turns off. As the device cools down, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* section for more details

The PMOS pass element in the TLV1117LV device has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited; if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

7.3.2 Dropout Voltage

The TLV1117LV uses a PMOS pass transistor to achieve low dropout. When $(V_{IN}-V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OLIT})$ approaches dropout.



Feature Description (continued)

7.3.3 Undervoltage Lockout

The TLV1117LV uses an undervoltage lockout (UVLO) circuit keep the output shut off until internal circuitry operating properly.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The output current is less than the current limit.
- The device die temperature is lower than the thermal shutdown temperature.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout may result in large output voltage deviations.

Table 1 shows the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER		
OPERATING MODE	V _{IN}	I _{OUT}	
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$	I _{OUT} < I _{CL}	
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO}$	I _{OUT} < I _{CL}	



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV1117LV is a low quiescent current linear regulator designed for high current applications. Unlike typical high current linear regulators, the TLV1117LV series consume significantly less quiescent current. These devices deliver excellent line and load transient performance. The device is low noise, and exhibits a very good PSRR. As a result, it is ideal for high current applications that require very sensitive power-supply rails.

This family of regulators offers both current limit and thermal protection. The operating junction temperature range of the device is -40°C to +125°C.

8.2 Typical Application

Figure 27 shows a typical application circuit.




Figure 27. Typical Application Circuit

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input Voltage	2.5 V to 3.3 V
Output Voltage	1.8 V
Output Current	500 mA

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements


For stability, $1.0-\mu F$ ceramic capacitors are required at the output. Higher-valued capacitors improve transient performance. TI recommends the X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature. Unlike traditional linear regulators that need a minimum ESR for stability, the TLV1117LV series are ensured to be stable with no ESR. Therefore, cost-effective ceramic capacitors can be used with these devices. Effective output capacitance that takes bias, temperature, and aging effects into consideration must be greater than $0.5~\mu F$ to ensure stability of the device.

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- μF to 1.0- μF , low-ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located physically close to the power source. If source impedance is greater than 2 Ω , a 0.1- μF , the input capacitor may also be necessary to ensure stability.

8.2.2.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude.

8.2.3 Application Curves



8.3 Do's and Don'ts

Place input and output capacitors as close to the device as possible.

Use a ceramic output capacitor.

Do not use an electrolytic output capacitor.

Do not exceed the device absolute maximum ratings.

9 Power Supply Recommendations

Connect a low output impedance power supply directly to the INPUT pin of the TLV1117LV. Inductive impedances between the input supply and the INPUT pin can create significant voltage excursions at the INPUT pin during startup or load transient events.



10 Layout

10.1 Layout Guidelines

Input and output capacitors should be placed as close to the device pins as possible. To improve characteristic AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. Higher value ESR capacitors may degrade PSRR performance.

10.2 Layout Example




Figure 30. Layout Example

10.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The internal protection circuitry of the TLV1117LV has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV1117LV into thermal shutdown degrades device reliability.

10.4 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 1:

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$
(1)



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 评估模块

评估模块 (EVM) 可与 TLV1117LV 配套使用,帮助评估初始电路性能。TLV1117LV33EVM-714 评估模块(及相关用户指南)可在德州仪器 (TI) 网站的产品文件夹下或直接从 TI eStore 获取。

11.1.1.2 Spice 模型

分析模拟电路和系统的性能时,使用 SPICE 模型对电路性能进行计算机仿真非常有用。您可以从产品文件夹中的 工具和软件下获取 TLV1117LV 的 SPICE 模型。

11.1.2 器件命名规则

表 3. 提供的选项(1)

产品	V _{OUT}
TLV1117LV xxyyyz	xx 是标称输出电压(比如,33 = 3.3V) yyy 为封装标识符 z 为封装数量

(1) 要获得最新的封装和订货信息,请参阅本文档末尾的封装选项附录,或者访问www.ti.com上的器件产品文件夹。

11.2 文档支持

11.2.1 相关文档

• 用户指南《TLV1117LV33EVM-714 评估模块》(文献编号: SLVU449)。

11.3 相关链接

以下表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TLV1117LV12	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV1117LV15	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV1117LV18	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV1117LV25	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV1117LV28	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV1117LV30	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV1117LV33	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

11.4 商标

All trademarks are the property of their respective owners.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。



11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117LV12DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SI	Samples
TLV1117LV12DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SI	Samples
TLV1117LV15DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VR	Samples
TLV1117LV15DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VR	Samples
TLV1117LV18DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH	Samples
TLV1117LV18DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH	Samples
TLV1117LV25DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VS	Samples
TLV1117LV25DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VS	Samples
TLV1117LV28DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VT	Samples
TLV1117LV28DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VT	Samples
TLV1117LV30DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VU	Samples
TLV1117LV30DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	VU	Samples
TLV1117LV33DCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TJ	Samples
TLV1117LV33DCYT	ACTIVE	SOT-223	DCY	4	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

10-Dec-2020

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 8-May-2021


TAPE AND REEL INFORMATION





	Α0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
г	D1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117LV12DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV12DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV12DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV12DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV15DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV15DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV15DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV18DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV18DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV18DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV18DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV25DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV25DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV25DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV25DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV28DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV28DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV30DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3





www.ti.com 8-May-2021

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117LV30DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV30DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV30DCYT	SOT-223	DCY	4	250	180.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV33DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117LV33DCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV33DCYT	SOT-223	DCY	4	250	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117LV33DCYT	SOT-223	DCY	4	250	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117LV12DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV12DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV12DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV12DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV15DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV15DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV15DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV18DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV18DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV18DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0



PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2021

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117LV18DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV25DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV25DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV25DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV25DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV28DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV28DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV30DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV30DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV30DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV30DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0
TLV1117LV33DCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117LV33DCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117LV33DCYT	SOT-223	DCY	4	250	350.0	334.0	47.0
TLV1117LV33DCYT	SOT-223	DCY	4	250	340.0	340.0	38.0

DCY (R-PDSO-G4)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters (inches).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC TO-261 Variation AA.

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司