

## Addressing modes of 8051

Addressing modes is the manner in which Operands are given in the instruction.

i) Immediate addressing mode: the data is given in the instruction itself.

E.g., i)  $\text{MOV A, \#35H}$  {whatever comes after  $\#$  should be a number.} } MOV is equivalent to 'copy',  $\Rightarrow$  copying 35H to accumulator.

ii)  $\text{MOV DPTR, \#2000H}$  } 1) 20H goes to DPH and 00H goes to DPL.

whatever follows  $\#$  should be a number,

$\text{MOV A, \#FFFF}$  is not a valid instruction.

$\therefore$  to make it valid,  $\text{MOV A, \#0FFH}$

DPTR is a 16 bit register divided into 2 8 bit registers — DPL and DPH.  
*'H' in the data signifies that the data is in hexadecimal number system.*

If  $\text{MOV DPTR, \#0A134H}$ ,

then A134H. (each char is 4 bit).

2 char = 8 bit.

$\therefore$  DPH : A1H

DPL : 34H.

If command is  $\text{MOV A, \#35}$ , ( $\text{NO H,} \Rightarrow$  decimal value)

A will contain

$A \rightarrow$

0011	0101
------	------

when its 35H, A will contain binary eq of

but when its just 35, its first converted to hex which is 23H and then converted to binary.

## 2. Register addressing mode

Data is given by a Register in the instruction. The permitted registers are A, R7, ..., R0 of each memory bank (no use of #).

dest → source.

- 1) MOV A, R0 ; A gets what is stored in R0
- 2) MOV R0, A ; R0 gets " " in A.
- 3) MOV R0, R1 ; R0 gets ~~what~~ should get stored to R1 (invalid)  
but this is not possible since both are bank registers.

### Snippet

```
ORG 000H  
↓  
MOV A, # 0AH  
MOV R0, # 10H  
MOV A, R0  
MOV R1, A  
END
```

A ← 0AH  
R0 ← 10H  
A ← R0 ← 10H  
A ← 10H (overwrit)  
R1 ← 10H.

ORG 000H } assembly  
and END } directives.

Assembler decodes the instruction and then sends it to the CPU and assembler directives help the assembler to decode the statement.

ORG : origin

000H implies that the program starts from 000H.

### 3. Direct addressing mode

The address of the operand is given in the instruction  
Only Internal RAM addresses (00H..7FH) and SFR  
addresses (from 80H to FFH) allowed.

Code.

MOV R <sub>2</sub> , #7FH ;	R <sub>2</sub> ← 7FH
MOV A, R <sub>2</sub> ;	A ← 7FH
MOV R <sub>1</sub> , A ;	R <sub>1</sub> ← 7FH

code.

MOV A 02H ;	A ← 02H
-------------	---------

↑ corresponds to R<sub>2</sub> of Bank 0-

MOV A, 35H ;	A ← [35H]	A ← 20H
MOV A, 80H ;	A ← [80H]	
MOV 20H, 30H ;	20H ← 30H	

4. Indirect addressing mode: Here the address of the operand is given in a register. Internal RAM and External RAM can be accessed using this mode.

The advantage of giving an address using a register is that we can increment the address in a loop, by simply incrementing the register, and hence access a series of location.

→ MOV A, @R<sub>0</sub>

e.g,

MOV R <sub>0</sub> , #15H ;	R <sub>0</sub> ← 15H
MOV 15H, #20H ;	15H ← 20H
MOV A, @R <sub>0</sub> ;	A ← [R <sub>0</sub> ] A ← @15H

A gets the value pointed by R<sub>0</sub> ie 15H.

@: whatever is there in memory location 15H goes to A ie 20H

```

MOV OFH, #0AAH ; [55H] ← OFFH
MOV R1, #55H ; [OFH] ← 0AAH
MOV R0, #0FH ; R1 ← 55H
MOV A, R0 ; R0 ← OFH
MOV R7, A ; A ← OFH
MOV A, @R7 ; A ← [R7] ← OFFH
MOV A, @R0 ; A ← [R0] ← 0AAH

```

↓  
memory location.

- Internal RAM (8 bit address given by R0 or R1 only)

- External RAM (16 bit addresses given by DPTR)

- External RAM (8 bit " " " " R0 or R1)

⇒ MOVX A, @R0 — ①

X: tells the assembler that external RAM is to be used

00-FF : 8 bit values.

without presence of X, value is fetched from internal RAM

Instruction ① is limited to only 8 bit data. If 16 bit is to be used then DPTR is used as follows:

{ MOV DPTR, #1000H  
 { MOVX A, @DPTR } } MOV A @ DPTR will show an error. b'cos A is 8 bit. and DPTR is 16bit

{ MOV R1, #0AAH ; R1 ← DAAH  
 { MOVX A, @R1 ; A ← [AAH] }

{ MOVX A, @R7 ; error. (only R0 & R1).


{ MOV DPTR, #2000H ; DPTR ← 2000H  
 { MOV A, #0AH ; A ← 0AH  
 { MOVX @ DPTR, A ; [DPTR] ← 0AH  
 i.e., [2000H] ← 0AH

## Internal or External ROM

MOV C A, @ A + D PTR

MOV C A, @ A + PC

C: assemble know that it has to transfer code from one memory to another.



↑ External addressing using MOVC and MOVC

## Data Transfer Instructions.

- Used to transfer or copy data from source to specified destination or exchange source or destination operand.
- These instruction do not affect any flag except parity flag.
- Different instructions under this group are,
  - 1) MOV (destination/source)
  - 2) XCH (operands / data)
  - 3) Stack (PUSH xxH/POP xxH)

1) MOV A, #25 ; A  $\leftarrow$  25H  
MOV A, R<sub>5</sub> ; A  $\leftarrow$  R<sub>5</sub>  
MOV A, 25H ; A  $\leftarrow$  [25H] (value stored in 25H)  
MOV A,@R<sub>2</sub> ; A  $\leftarrow$  [R<sub>2</sub>] ~~X error.~~  
MOV A,@R<sub>0</sub> ; A  $\leftarrow$  [R<sub>0</sub>] ~~only R<sub>0</sub> or R<sub>1</sub>~~  
MOV R<sub>0</sub>, A ; R<sub>0</sub>  $\leftarrow$  A.  
MOV R<sub>5</sub>, #05H; R<sub>5</sub>  $\leftarrow$  05H  
MOV R<sub>6</sub>, 05H ; R<sub>6</sub>  $\leftarrow$  [05H].  
MOV @R<sub>0</sub>, #20H ; [R<sub>0</sub>]  $\leftarrow$  20H.  
MOV @R<sub>0</sub>, @R<sub>1</sub>; ~~[R<sub>0</sub>]  $\leftarrow$  [R<sub>1</sub>]~~ error.

W.

MOVX A, @R<sub>0</sub> ; A  $\leftarrow$  [R<sub>0</sub>]  
MOV DPTR, #5000H ; DPTR  $\leftarrow$  5000H  
MOVX @R<sub>0</sub>, A ; [R<sub>0</sub>]  $\leftarrow$  A  
MOVX @DPTR, A ; [DPTR]  $\leftarrow$  A

## ② XCH → exchange.

- XCH A, R<sub>5</sub>; A  $\longleftrightarrow$  R<sub>5</sub> (data in A and R<sub>5</sub> are exchanged.)

Before execution (BE): A  $\leftarrow$  25H R<sub>5</sub>  $\leftarrow$  FFH

After execution (AE): A  $\leftarrow$  FFH R<sub>5</sub>  $\leftarrow$  25H

- XCH A, 25H; A  $\longleftrightarrow$  [25H]

- XCH A, @R<sub>0</sub>; A  $\longleftrightarrow$  [R<sub>0</sub>]

- XCHD A, @R<sub>0</sub>; A<sub>lower nibble</sub>  $\rightarrow$  [R<sub>0</sub>]<sub>lower nibble</sub>

D: digit (8 nibbles gets each).

(always lower nibbles).

BE: A  $\leftarrow$  12H @R<sub>0</sub>  $\rightarrow$  [R<sub>0</sub>]  $\leftarrow$  78H

AE: A  $\leftarrow$  18H @ [R<sub>0</sub>]  $\leftarrow$  72H.

## ③ PUSH / POP

PUSH 25H

(stores temporarily without telling where to store)

By default, stack pointer (SP) has the value 07H in 8051. Can take value of 00 to FFH.

due to PUSH, a) SP gets incremented i.e., SP  $\leftarrow$  SP + 1

b) [SP]  $\leftarrow$  [25H]

for POP, SP gets decremented after data is retrieved.

```

MOV 25H, #0AH ; [25H]  $\leftarrow$  0AH
MOV 35H, #FFH ; [35H]  $\leftarrow$  FFH
MOV 90H, #OBH ; [90H]  $\leftarrow$  OBH
PUSH 35H ; [08H]  $\leftarrow$  [35H]  $\leftarrow$  FFH
PUSH 90H ; SP  $\leftarrow$  C9H ; [09H]  $\leftarrow$  OBH
PUSH 25H ; SP  $\leftarrow$  0AH ; [0AH]  $\leftarrow$  0AH
POP 15H ; [15H]  $\leftarrow$  [SP]  $\leftarrow$  [0AH]  $\leftarrow$  0AH. 2) SP  $\leftarrow$  09H.
POP 30H ; [30H]  $\leftarrow$  OBH and SP  $\leftarrow$  08H

```

PUSH 15H ; sp $\leftarrow$ 09H and [09H]  $\leftarrow$  [15H]  $\leftarrow$  0AH

POP 35H ; [35H]  $\leftarrow$  0AH and sp $\leftarrow$ 08H.

## Arithmetic Instructions

(Add<sup>n</sup> and subtraction operation only on accumulator i.e A)

i) ADD (Addition).

\* ADD A, #25H ; A  $\leftarrow$  A + 25H

↑      ↑  
Dest    Source

Eg. MOV A, #15H ;

ADD A, #05H

$$\hookrightarrow A = 10H + 05H$$

$$\textcircled{1} \quad A = 10H$$

$$\textcircled{2} \quad A = 15H$$

a) ADD A, R<sub>7</sub>; A  $\leftarrow$  A + R<sub>7</sub>

b) ADD A, 25H; A  $\leftarrow$  A + [25H]

(value stored in 25H location)

c) ADD A, @R<sub>0</sub>; A  $\leftarrow$  A + [R<sub>0</sub>]

If value of R<sub>0</sub> is  
25H, then 3 and  
4 is same.

d) ADDC A, #25H; A  $\leftarrow$  25H + A + Carry

whenever two digit  
nos are added, max  
one is in 3 digits.

(ADDC can be used everytime for a  
addition purpose whenever carry  
is generated due to addition)

e) ADDC A, R<sub>7</sub>; A  $\leftarrow$  A + R<sub>7</sub> + C<sub>y</sub>

if, A  $\leftarrow$  FF  
R<sub>2</sub>  $\leftarrow$  FF  
ADD A, R<sub>7</sub>; A  $\leftarrow$  A + R<sub>7</sub>  
 $\leftarrow$  IFE

f) ADDC A, 25H; A  $\leftarrow$  A + [25H] + C<sub>y</sub>

But IFE is more than  
8 bit : A  $\leftarrow$  FE and

g) ADDC A, @R<sub>0</sub>; A  $\leftarrow$  A + [R<sub>0</sub>] + C<sub>y</sub>

1 is carry which  
goes to the carry flag  
in the PSW register.

ADD R<sub>1</sub>, R<sub>2</sub>  $\leftarrow$  not valid

$\Rightarrow$  After every ADD operation  
check carry flag.

ADD 20H, 30H  $\leftarrow$  "", ADD A, @R<sub>7</sub> X

## SUBB.

9) SUBB A, #10H ;  $A \leftarrow A - 10H - C_y$

10) SUBB A, R<sub>5</sub> ;  $A \leftarrow A - R_5 - C_y$

11) SUBB A, 10H ;  $A \leftarrow A - [10H] - C_y$

12) SUBB A, @R<sub>0</sub> ;  $A \leftarrow A - [R_0] - C_y$

13) INC A ;  $A \leftarrow A + 1$  (increment)

14) INC R<sub>7</sub> ;  $R_7 \leftarrow R_7 + 1$  ( $R_0$  to  $R_7$  can be used)

15) INC 25H ;  $[25H] \leftarrow [25H] + 1$  (Value gets plus 1)

16) INC @R<sub>1</sub> ;  $[R_1] \leftarrow [R_1] + 1$

17) INC DPTR ;  $DPTR \leftarrow DPTR + 1$

18) DEC A ;  $A \leftarrow A - 1$

if  $A \leftarrow 00H$

then DEC A will  $A \leftarrow FF$ .

19) DEC R<sub>5</sub> ;  $R_5 \leftarrow R_5 - 1$

(rolling back from 00-ff)

20) DEC 20H ;  $[20H] \leftarrow [20H] - 1$

21) DEC @R<sub>1</sub> ;  $[@R_1] \leftarrow [@R_1] - 1$

• DEC DPTR is not valid.

however long method is possible.

e.g. if 1300H was to be decremented by 1,

↑↓↓-1  
12 FF

it would be  $\Rightarrow$  12FFH.

• DEC @R<sub>7</sub> is not valid. (Only R<sub>0</sub> & R<sub>1</sub>).

22) MUL AB (only multiplication variant)

\* mult. of 8 bit nos can give a max of 16 bit no

$$FF \times FF = FEOI$$

• for first subtraction operation, carry flag must always be zero. ( $C_y = 0$ ).

$$\begin{array}{r}
 \text{F F} | 0\ 5 \\
 - 1\ 0 | 1\ 8 \\
 \hline
 \end{array}$$


↓ ↓  
2nd step. 1st step

• The answer is stored in both A and B.

Lower bit is stored in A

Higher bit in B

The B register is especially reserved for mult and div operations.



Q3) DIV AB ;  $= A/B$  (always)

A → stores Quotient

B → stores Remainder

↳ load dividend to A  
divisor to B.

• If  $B=0$ , then DIV AB, is not valid, but the compiler doesn't throw an error. Does this syntax is correct.

∴ if  $B=0$ , flag = 1  $\Rightarrow$  illegal op

if  $B \neq 0$  overflow flag that tells flag = 0. the prog if div is valid.

$\Rightarrow$  Check overflow flag after every division.

Q4) DA A ; Decimal adjust Accumulator / Dec adjust after ADD.

\* Used after ADD of 2 decimal numbers (BCD) (not hex).

\* Does not convert hex to dec. DA just adjust the answer to get eq. decimal.

DA A ;

A:



$\downarrow$   
works only  
after an ADD.

① if  $LN > 9$  (ie, ABC...F)

OR, AC = 1 (AC - aux carry)

$\Rightarrow 06H$  is added (Beyond F)  
to A.

② if ~~H>~~  $HN > 9$ , or  $C_y = 1$   
then ADD  $60H$  to A.

③ both 1 & 2 is true then ADD  $66H$

1) MOV A, #25H ;  $A \leftarrow 25H$   
ADD A, #25H ;  $A \leftarrow \cancel{4AH}$  {expected is  $50H$  : use DA}  
DA A ;  $A \leftarrow 50H$   $\boxed{A|A}$

$$LN > 9 \therefore \begin{array}{r} 4 \\ 0 \\ 6 \\ \hline 50H \end{array}$$

$$\begin{array}{r} 28H \\ 28H \\ \hline 50H \\ 06H \\ \hline 56H \end{array}$$

Aux carry = 1

$$\begin{array}{r} 50H \\ 50H \\ \hline A0H \\ DA + 60H \\ \hline 100H \end{array}$$

→ final ans.

carry.

$$\begin{array}{r} 80H \\ 80H \\ \hline 100H \\ 160H \end{array}$$

## Logical and branching instructions

Used to clear bits

of any registers (And logic)

Used to set

bits of any register (Or logic)

① ANL A, #25H ; A  $\leftarrow$  A  $\&$  25H

ORL A, #10H; A  $\leftarrow$  A  $\oplus$  10H

② ANL A, R<sub>5</sub>; A  $\leftarrow$  A  $\&$  R<sub>5</sub>

ORL A, R<sub>3</sub>;

③ ANL A, 30H; A  $\leftarrow$  A  $\&$  [30H]

ORL A, R<sub>5</sub>;

④ ANL A, @R<sub>6</sub>; A  $\leftarrow$  A  $\&$  [R<sub>6</sub>]

ORL A, @R<sub>1</sub>;

⑤ ANL 30H, A; [30H]  $\leftarrow$  [30H]  $\&$  A

ORL 30H, A;

⑥ ANL 30H, #00H; [30H]  $\leftarrow$  [30H]  $\&$  00H ORL 30H, #0FFH;

and op<sup>n</sup> with 00 helps  
clear certain bit

[30H]  $\leftarrow$  [30H] or ==

will clear certain bit

Used to complement bits of  
registers. (Xor logic)

XRL A, #55H

XRL A, R<sub>6</sub>

XRL A, R<sub>2</sub>

XRL A, @R<sub>1</sub>

XRL 50H, A

XRL 50H, #0FFH  $\longrightarrow$  used to complement  
the bit.

say, we want to complement only the LN  
of A

MOV A, #95H

XRL A, #

- ① RLA ; (rotate left by 1 position). 
- ② RRA ; ( " right " " ) 
- ③ RLC A ; (rotate left " " with carry) 

① CPL A  $A \leftarrow 55H, 01010101$   
 $\cdot A \leftarrow AAH 10101010$

↳ Compliment

② CLR A  $A \leftarrow 00H$   
 $\cdot$  Clear.

Neela Maneesh  
190906184.

Roll 16.

$$2. \quad y'' - 2x^2y' + 2y = 0$$

$$y_0 + y_1 = 5$$

$$y(0) \neq y'(0) = 5$$

$$y(1) = 0$$

$$n = 1/2.$$

$$\frac{y_0 + y_1 - y_1}{1} = 5$$

$$y_0 + y_1 - 5 = y_1$$

$$y_0 + y_0 = 5$$

$$y_1 = 0$$

$$x_0 = 0$$

$$n = 0.5$$

$$y_2 = 2$$

$$x_2 = 0.1$$

$$\frac{(y_{i+1} - 2y_i + y_{i-1}) - 2x_i^2 y_i + 2y_i}{h^2} = 0$$

$$y_i'' - 2x_i^2 y_i' + 2y_i = 0$$

$$y_0 + y_0' = 5 \quad \left| \begin{array}{l} y_0 = ? \\ x_0 = 0 \end{array} \right| \left| \begin{array}{l} y_1 = ? \\ x_1 = 1/2 \end{array} \right| \left| \begin{array}{l} y_2 = 0 \\ x_2 = 1 \end{array} \right|$$

$$\Rightarrow \left( \frac{y_{i+1} - 2y_i + y_{i-1}}{h^2} \right) + 2x_i^2 \left( \frac{y_{i+1} - y_{i-1}}{2h} \right) + 2y_i = 0 \quad \text{--- (1)}$$

we check for  $i=0$  and  $1$ .

$\Rightarrow$  when  $i=0$ ,

eq (1),

$$\frac{y_1 - 2y_0 + y_{-1}}{(0.5)^2} + 2x_0^2 \left( \frac{y_1 - y_{-1}}{0.5} \right) + 2y_0 = 0$$

$$4y_1 - 8y_0 + 4y_{-1} + 2y_0 = 0$$

$$4y_1 - 6y_0 + 4y_{-1} = 0$$

$$y_0' = y_1 - y_{-1}$$

$$5 - y_0 = y_1 - y_{-1}$$

$$y_{-1} = y_1 + y_0 - 5$$

$$4y_1 - 6y_0 + 4y_1 + 4y_0 - 20 = 0$$

$$\Rightarrow 4y_1 - y_0 - 10 = 0 \quad \text{--- (1)}$$

When  $i = 1$ ,

$$\frac{y_2 - 2y_1 + y_0}{1/4} - 2\alpha x_1^2 \left( \frac{y_2 - y_0}{1/2} \right) + 2y_1 = 0$$

$$-3y_1 + 4y_0 - \frac{y_2}{2} + 2y_1 = 0$$

$$-6y_1 + 3.5y_0 = 0 \quad \rightarrow \textcircled{III}$$

Solving  $\textcircled{II}$  and  $\textcircled{III}$ ,

$$y_1 = 4.375$$

$$y_0 = 7.5.$$

$$1. \quad y_{n+2} - 5y_{n+1} + 6y_n = 4^n(n^2 - n + 5) + 3 \cdot 7^n$$

auxiliary eqn:  $(E^2 - 5E + 6) y_n = 0$

$$E = 3, 2$$

$$\therefore y_{nc} = C_1(3)^n + C_2(2)^n$$

$$n^2 - n + 5 = [n]^2 + 5$$

$$y_{np} = \frac{4^n([n]^2 + 5)}{E^2 - 5E + 6} + \frac{3^n}{E^2 - 5E + 6}$$

$$= \frac{4^n([n]^2 + 5)}{\Delta^2 - 3\Delta + 2} + \frac{1}{(3-2)} \cdot \frac{3^{n-2}(n)^2}{2!}$$

$$= \frac{-1}{2} \left( 1 - \frac{\Delta^2 - 3\Delta}{2} \right) \cdot 4^n([n]^2 + 5)$$

$$= \frac{-1}{2} \left( 1 + \frac{(\Delta^2 - 3\Delta)}{2} + \frac{(\Delta^2 - 3\Delta)^2}{2!} + \dots \right)$$


$$\{ 4^n[n]^2 + 5 \} + 3^{n-2} \frac{[n]^3}{2!}$$

$$= \frac{-1}{2} \left[ 4^n[n]^2 + 54^n + 4^n - \frac{3}{2} \cdot 2[n] \cdot 4^n + 3^{n-2} \frac{[n]^2}{2!} \right]$$

$$3) \frac{\partial^2 u}{\partial t^2} = \frac{1}{32} \frac{\partial^2 u}{\partial x^2}, 0 < x < 1, t > 0$$

$$u(x, 0) = 100 \sin \pi x, \quad \frac{\partial u}{\partial t}(x, 0) = 0$$

$$u(0, t) = u(1, t) = 0 \quad h = 1/4.$$



$$k = \frac{h}{c} = \frac{1}{4\sqrt{32}} = \frac{1}{16\sqrt{2}}$$

$$u_{i,j+1} = u_{i+1,j} + u_{i-1,j} - u_{i,j-1}$$

$$u_{i,j} = \frac{f_{i+1} + f_{i-1} + k g_i}{2}$$

$$f_0 = 37.454 + 0 - 100/\sqrt{2} = 150.044$$

$$e = 50.044 + 50.044 - 100$$

$$f = 0 + 37.454 - 4 \cdot 11 \\ = 33.344$$

$$g = 150.044 + 0 - 50.044 \\ = 100$$

$$h = 100 + 0.054$$

$$i = 100 \quad k = 49.956$$

$$j = 4.11 \quad l = 90.71$$