W	i	D	C	Reference Data
			J	Reference Data

MILO	Rei	ter	ence Data	6	
CORE INSTRUCTI					OPCODE
NAME ARIEMO		FOR-			/ FUNCT
NAME, MNEMO Add		MAT R		(1)	(Hex) 0 / 20 _{hex}
	add		R[rd] = R[rs] + R[rt]		11011
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex} 0 / 21 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 24 _{hex}
And Immediate	and	R I	R[rd] = R[rs] & R[rt]	(2)	
And immediate	andi	1	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	lbne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	$5_{ m hex}$
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	PC=R[rs]		$0/08_{hex}$
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	Ι	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Linked	11	Ι	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30 _{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	Ι	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d_{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) $? 1:0$	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 _{hex}
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	38 _{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]		0 / 22 _{hex}
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]	(-)	0 / 23 _{hex}
	(1) Ma (2) Sig (3) Zer	y cau nExtI oExtI	se overflow exception mm = { 16{immediate[15]}, imme mm = { 16{1b'0}, immediate }		

BASIC INSTRUCTION FORMATS

JIO 11	NO INSTITUCTION I CHIMATS							
R	opcode	rs	rt	rd	shamt	funct		
	31 26	25 21	20 16	15 11	10 6	5 (
I	opcode	rs	rt		immediate	e		
	31 26	25 21	20 16	15		(
J	opcode			address				
	31 26	25						

(3) ZeroExtImm = { 16{1b '0}, immediate }
(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
(5) JumpAddr = { PC+4[31:28], address, 2'b0 }
(6) Operands considered unsigned numbers (vs. 2's comp.)
(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

ARITI	IMETIC	CORE	INSTRU	ICTION SET	

ARITHMETIC CORE INSTRU	JCTION SET (2) OPCODE	3
	/ FMT /F	Γ
FOR	- / FUNCT	7
NAME, MNEMONIC MAT		
Branch On FP True bc1t FI	if(FPcond)PC=PC+4+BranchAddr (4) 11/8/1/-	
Branch On FP False bolf FI	if(!FPcond)PC=PC+4+BranchAddr(4) 11/8/0/-	
Divide div R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] 0//-1	
Divide Unsigned divu R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) 0///1	
FP Add Single add.s FR	F[fd] = F[fs] + F[ft] 11/10//	0
FP Add Double add.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {11/11//}$	0
FP Compare Single c.x.s* FR	$\{F[ft], F[ft+1]\}\$ FPcond = $(F[fs] \ op \ F[ft]) ? 1 : 0$ $11/10//$	v
ED Compara	EPcond = (fE[fe] E[fe+1]) on	
Double c.x.d* FR	{F[ft],F[ft+1]})?1:0	y
* (x is eq, lt, or le) (op is	==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single div.s FR	F[fd] = F[fs] / F[ft] 11/10//	3
FP Divide	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / $	3
Double	{F[ft],F[ft+1]}	-
FP Multiply Single mul.s FR	F[fd] = F[fs] * F[ft] 11/10//	2
FP Multiply Double mul.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	2
FP Subtract Single sub.s FR	F[fd]=F[fs] - F[ft] 11/10//	1
ED Cubtract	(Effal Effall) = (Effal Effall)	
Double sub.d FR	{F[ft],F[ft+1]}	1
Load FP Single lwc1 I	F[rt]=M[R[rs]+SignExtImm] (2) 31///	
Load FP	F[rt]=M[R[rs]+SignExtImm]; (2) $35///-$	
Double	F[rt+1]=M[R[rs]+SignExtImm+4]	
Move From Hi mfhi R	R[rd] = Hi 0 ///1	
Move From Lo mflo R	R[rd] = Lo 0 ///1	
Move From Control mfc0 R	R[rd] = CR[rs] 10 /0//	-
Multiply mult R	$\{Hi,Lo\} = R[rs] * R[rt] $ 0///1	
Multiply Unsigned multu R	$\{Hi,Lo\} = R[rs] * R[rt]$ (6) 0///1	
Shift Right Arith. sra R	$R[rd] = R[rt] >> shamt \qquad 0///$	
Store FP Single swc1 I	M[R[rs]+SignExtImm] = F[rt] (2) 39///	
Store FP sdc1 I	$M[R[rs]+SignExtImm] = F[rt]; \qquad (2) 3d///-$	
Double	M[R[rs]+SignExtImm+4] = F[rt+1]	
FLOATING-POINT INSTRUC	TION FORMATS	

OATING-POINT INSTRUCTION FORMATS									
FR	opcode	fmt	ft	fs	fd	funct			
	31 20	5 25 21	20 16	15 11	10 6	5 0			
FI	opcode	fmt	ft		immediate	e			
	31 20	5 25 21	20 16	15		0			

	31 2023 2	1 20 10 1							
PSEUDOINSTRUCTION SET									
	NAME	MNEMONIC	OPERATION						
	Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label						
	Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label						
	Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$						
	Branch Greater Than or Equa	al bge	$if(R[rs] \ge R[rt]) PC = Label$						
	Load Immediate	li	R[rd] = immediate						
	Move	move	R[rd] = R[rs]						

RE

NAME	NUMBER	USE	PRESERVEDACROSS
INPAINIE	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCODES, BASE CONVERSION, ASCII SYMBOLS

ŕ	_	١.		
	З	. 1	١	
ď	J	4	,	

MIPS	(1) MIPS			J14, 7		Hexa-	ASCII		Hexa-	ASCII
opcode	funct	funct	Ri	nary	Deci-	deci-	Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)	וטו	iiai y	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00	0000	0	0	NUL	64	40	(a)
(1)	211	sub.f		0001	1	1	SOH	65	41	A
j	srl	mul.f		0010	2	2	STX	66	42	В
jal	sra	div.f		0010	3	3	ETX	67	43	C
beq	sllv	sqrt.f		0100	4	4	EOT	68	44	D
bne	SIIV	abs.f		0101	5	5	ENO	69	45	E
blez	srlv	mov.f		0110	6	6	ACK	70	46	F
bqtz	srav	neg.f		0111	7	7	BEL	71	47	G
addi	jr	negy		1000	8	8	BS	72	48	H
addiu	jalr			1001	9	9	HT	73	49	Ï
slti	movz			1010	10	a	ĹF	74	4a	ĵ
sltiu	movn			1011	11	b	VT	75	4b	K
andi	syscall	round.w.f		1100	12	c	FF	76	4c	L
ori	break	trunc.w.f		1101	13	d	CR	77	4d	M
xori		ceil.w.f		1110	14	e	SO	78	4e	N
lui	svnc	floor.w.f		1111	15	f	SI	79	4f	O
	mfhi	110011111		0000	16	10	DLE	80	50	P
(2)	mthi			0001	17	11	DC1	81	51	Q
(-)	mflo	movz.f		0010	18	12	DC2	82	52	Ř
	mtlo	movn.f		0011	19	13	DC3	83	53	S
				0100	20	14	DC4	84	54	T
				0101	21	15	NAK	85	55	Ū
				0110	22	16	SYN	86	56	V
				0111	23	17	ETB	87	57	W
	mult		01	1000	24	18	CAN	88	58	X
	multu			1001	25	19	EM	89	59	Y
	div			1010	26	1a	SUB	90	5a	Z
	divu			1011	27	1b	ESC	91	5b	[
				1100	28	1c	FS	92	5c	1
				1101	29	1d	GS	93	5d	ì
				1110	30	1e	RS	94	5e	^
			01	1111	31	1f	US	95	5f	
1b	add	cvt.s.f	10	0000	32	20	Space	96	60	
lh	addu	cvt.d.f	10	0001	33	21	!	97	61	a
lwl	sub		10	0010	34	22	"	98	62	b
lw	subu		10	0011	35	23	#	99	63	С
lbu	and	cvt.w.f	10	0100	36	24	\$	100	64	d
lhu	or		10	0101	37	25	%	101	65	e
lwr	xor		10	0110	38	26	&	102	66	f
	nor		10	0111	39	27	,	103	67	g
sb			10	1000	40	28	(104	68	h
sh			10	1001	41	29)	105	69	i
swl	slt		10	1010	42	2a	*	106	6a	j
SW	sltu			1011	43	2b	+	107	6b	k
				1100	44	2c	,	108	6c	1
				1101	45	2d	-	109	6d	m
swr				1110	46	2e		110	6e	n
cache				1111	47	2f	/	111	6f	0
11	tge	c.f.f		0000	48	30	0	112	70	p
lwc1	tgeu	c.un.f		0001	49	31	1	113	71	q
lwc2	tlt	c.eqf		0010	50	32	2	114	72	r
pref	tltu	c.ueq.f		0011	51	33	3	115	73	S
	teq	c.olt.f		0100	52	34	4	116	74	t
ldc1		c.ult f		0101	53	35	5	117	75	u
ldc2	tne	c.ole.f		0110	54	36	6	118	76	V
		c.ule.f		0111	55	37	7	119	77	W
SC		c.sf.f		1000	56	38	8	120	78	X
swc1		c.ngle f		1001	57	39	9	121	79	У
swc2		c.seq f		1010	58	3a	:	122	7a	Z
		c.ngl.f		1011	59	3b	;	123	7b	-{
		c.lt.f	11	1100	60	3c		124	7c	
sdcl		c.nge f		1101	61	3d	=	125	7d	}
sdc2		c.le.f		1110	62	3e	>	126	7e	~
		c.ngt.f	11	1111	63	3f	?	127	7f	DEL
(1) onco										

 $^{(1) \}text{ opcode}(31:26) == 0$

if $fmt(25:21)==17_{ten} (11_{hex}) f = d (double)$

IEEE 754 FLOATING-POINT STANDARD

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$

where Single Precision Bias = 127,

IEEE 754 Symbols

Object

± 0

± Denorm

Exponent Fraction 0 0 ±0 1 to MAY - 1 anything + El Pt Num

Double Precision Bias = 1023. **IEEE Single Precision and Double Precision Formats:**

1 10 1411 121 - 1	anyumig	- 1 1. 1 t. 1 talli
MAX	0	±∞
MAX	≠0	NaN
S.P. $MAX = 2$	255, D.P. N	MAX = 2047




MEMORY ALLOCATION Higher Stack \$sp - 7fff fffchex Memory Argument 6 Addresses Argument 5 Saved Registers Stack Dynamic Data \$gp-1000 8000_{hex} Grows Static Data Local Variables 1000 0000_{hex} \$sp _ Text Lower pc →0040 0000_{hex} Memory Addresses Reserved

DATA ALIGNMENT

Double Word									
	Wo	rd		Word					
Halfword		Halfword		Hali	fword	Halfword			
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte		

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

ACEF HON CODES									
Number	Name	Cause of Exception	Number	Name	Cause of Exception				
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception				
4	AdEL	Address Error Exception	10	DI	Reserved Instruction				
				KI	Exception				
5	AdES	Address Error Exception	11	CnII	Coprocessor				
		(store)	11	СРС	Unimplemented				
6	IBE	Bus Error on	12	Ov	Arithmetic Overflow				
		Instruction Fetch	12	Ov	Exception				
7	DBE	Bus Error on	13	T.	Trap				
		Load or Store	1.5	11					
8	Sys	Syscall Exception	15	FPE	Floating Point Exception				
	Number 0 4 5 6 7	Number Name 0 Int 4 AdEL 5 AdES 6 IBE 7 DBE	Number Name Cause of Exception O Int Interrupt (hardware) 4 AdEL Address Error Exception (load or instruction fetch) 5 AdES Adress Error Exception (store) 6 IBE Bus Error on Instruction Fetch 7 DBE Bus Error on Load or Store	Number Name Cause of Exception Number 0 Int Interrupt (hardware) 9 4 AdEL (load or instruction fetch) 10 5 AdES Address Error Exception (load or instruction fetch) 11 6 IBE Bus Error on Instruction Fetch Instruction Fetch 12 7 DBE Bus Error on Load or Store 13	Number Name Cause of Exception Number Name Name				

SIZE PREFIXES

		PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
	103	Kilo-	К	210	Kibi-	Ki	1015	Peta-	P	250	Pebi-	Pi
	106	Mega-	М	220	Mebi-	Mi	1018	Exa-	Е	260	Exbi-	Ei
	10°	Giga-	G	230	Gibi-	Gi	1021	Zetta-	z	270	Zebi-	Zi
l	1012	Tera-	Т	240	Tebi-	Ti	1024	Yotta-	Y	280	Yobi-	Yi

⁽²⁾ opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single);