MIPS Reference Data



1

| MILO | Ke | ter | ence Data | <i>\</i> | |
|--|--|---|--|-----------|-----------------------|
| | | ECP | | | OPCODI |
| NAME, MNEMO | NIC | FOR- MAT | OPERATION (in Verilog |) | / FUNCT (Hex) |
| Add | add | R | R[rd] = R[rs] + R[rt] | * | $0/20_{\text{hex}}$ |
| Add Immediate | addi | I | R[rt] = R[rs] + SignExtImm | (1,2) | 8 _{hex} |
| Add Imm. Unsigned | | I | R[rt] = R[rs] + SignExtImm | (2) | 9 _{hex} |
| Add Unsigned | addu | R | R[rd] = R[rs] + R[rt] | (2) | 0 / 21 _{hex} |
| And | and | R | R[rd] = R[rs] & R[rt] | | 0 / 24 _{hex} |
| And Immediate | andi | I | R[rt] = R[rs] & ZeroExtImm | (3) | c _{hex} |
| Branch On Equal | beq | I | if(R[rs]==R[rt]) PC=PC+4+BranchAddr | (4) | 4 _{hex} |
| Branch On Not Equal | bne | Ι | if(R[rs]!=R[rt]) PC=PC+4+BranchAddr | (4) | 5 _{hex} |
| Jump | j | J | PC=JumpAddr | (5) | 2_{hex} |
| Jump And Link | jal | J | R[31]=PC+8;PC=JumpAddr | (5) | 3 _{hex} |
| Jump Register | jr | R | PC=R[rs] | . , | 0 / 08 _{hex} |
| Load Byte Unsigned | _ | Ι | R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)} | (2) | 24 _{hex} |
| Load Halfword Unsigned | lhu | Ι | R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)} | (2) | 25 _{hex} |
| Load Linked | 11 | I | R[rt] = M[R[rs] + SignExtImm] | (2,7) | $30_{ m hex}$ |
| Load Upper Imm. | lui | I | $R[rt] = \{imm, 16'b0\}$ | | f_{hex} |
| Load Word | lw | I | R[rt] = M[R[rs] + SignExtImm] | (2) | |
| Nor | nor | R | $R[rd] = \sim (R[rs] \mid R[rt])$ | | 0 / 27 _{he} |
| Or | or | R | R[rd] = R[rs] R[rt] | | 0 / 25 _{he} |
| Or Immediate | ori | Ι | R[rt] = R[rs] ZeroExtImm | (3) | d _{hex} |
| Set Less Than | slt | R | R[rd] = (R[rs] < R[rt]) ? 1 : 0 | (-) | 0 / 2a _{he} |
| Set Less Than Imm. | slti | I | R[rt] = (R[rs] < SignExtImm)? | 1:0(2) | a _{hex} |
| Set Less Than Imm. Unsigned | sltiu | I | R[rt] = (R[rs] < SignExtImm) $? 1:0$ | (2,6) | b _{hex} |
| Set Less Than Unsig. | sltu | R | R[rd] = (R[rs] < R[rt]) ? 1 : 0 | | 0 / 2b _{he} |
| Shift Left Logical | sll | R | $R[rd] = R[rt] \ll shamt$ | . , | 0 / 00 _{he} |
| Shift Right Logical | srl | R | R[rd] = R[rt] >> shamt | | 0 / 02 _{he} |
| Store Byte | sb | I | M[R[rs]+SignExtImm](7:0) = R[rt](7:0) | (2) | 28 _{hex} |
| Store Conditional | sc | Ι | M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0 | (2,7) | 38 _{hex} |
| Store Halfword | sh | Ι | M[R[rs]+SignExtImm](15:0) = R[rt](15:0) | (2) | 29 _{hex} |
| Store Word | SW | I | M[R[rs]+SignExtImm] = R[rt] | (2) | 2b _{hex} |
| Subtract | sub | R | R[rd] = R[rs] - R[rt] | (1) | 0 / 22 _{he} |
| Subtract Unsigned | subu | R | R[rd] = R[rs] - R[rt] | | 0 / 23 _{hex} |
| (2) Si (3) Zi (4) B (5) Ji (6) O | gnExtI eroExtI ranchA impAdo perands | mm = mm = ddr = dr = s cons | flow exception { 16{immediate[15]}, immediat { 16{1b'0}, immediate } { 14{immediate[15]}, immediate } { PC+4[31:28], address, 2'b0} dered unsigned numbers (vs. 2'st pair; R[rt] = 1 if pair atomic, 0 | e, 2'b0 } |) |
| D 0000.1 | | σ. | had1 | nt | funct |
| R opcode | e6 25 | S 21 | rt rd shan | nt 6 5 | funct |
| I opcode | 10 25 r | | rt imme | | |
| | | | | | |
| 31 2 | 6 25 | 21 | 20 16 15 | | |