
Alpha-Data ADM-PCIE-9H7

8 Firefly ports, 4 QSFP, 2 Slim SAS, PClex16



Bandwidth theoretical maximum estimate:

100Gbps @ ~33b/spike => 3G spikes per sec (sps). TX & RX: 3G sps in and out each Firefly port 4 FireFly ports per spike processing board. >10G sps combined TX & RX bandwidth *per board*.

Each FPGA will be <u>incapable</u> of generating or processing that many off-board in or out spikes per second which is good news for the NIC(s). ¹

So we can run the Fireflys at a lower speed to save power and improve BER if either is a problem.

The NIC needs to act as mini 12 port switch (SW) for spike events routing below wire speeds using simple fifos, pipelining, muxing, demuxing, and also forwarding to the SW. The 12 ports are the 8 FPGAs, 3 to the other 3 server chassis, and 1 100GigE port.


¹ "You want Bandwidth? You can't handle the bandwidth."






AS -4124GS-TNR


(Top View - System)




This is what we bought – Standard supported configuration



Recommended Wiring Diagram for **Dual** NIC Option



Recommended Wiring Diagram for Single NIC option



Recommended Wiring Diagram for 1-Hop NIC option

8 FFLY, 4 QSFP+ times 4 servers

