
Next/Future BRAM process



<u>Properties</u>

- The Future BRAM receives axon events from other cores and is continuously running (during and after Phases 1 and 2).
- There are 2¹⁷ axons in each core. The future and current BRAMs are configured as 2¹⁴ rows of 8 bits each. Each bit in the BRAMs indicates if the axon is on/off.
- An incoming axon event comprises of the 14-bit BRAM row address and a 3-bit axon address, indicating which of the 8 axons in the row must be toggled from 0 to 1. To toggle from 0 to 1, the 8-bit data that is already present in the specific BRAM row must be OR'ed with a one-hot mask whose active bit is defined by the 3-bit axon address.
- Since there is a pipeline when reading data from BRAM, and consecutive events may be destined for the same BRAM row address, it is necessary to compare the incoming data with what is currently being "backed up" in the pipeline. If an address collision occurs, then the data must be treated accordingly.