# **NOVA Microhypervisor Interface Specification**

Udo Steinberg udo@hypervisor.org

February 11, 2021



Copyright © 2006–2011 Udo Steinberg, Technische Universität Dresden

Copyright © 2012–2013 Udo Steinberg, Intel Corporation

Copyright © 2014–2016 Udo Steinberg, FireEye, Inc.

Copyright © 2019-2021 Udo Steinberg, BedRock Systems, Inc.

This specification is provided "as is" and may contain defects or deficiencies which cannot or will not be corrected. The author makes no representations or warranties, either expressed or implied, including but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement that the contents of the specification are suitable for any purpose or that any practice or implementation of such contents will not infringe any third party patents, copyrights, trade secrets or other rights.

The specification could include technical inaccuracies or typographical errors. Additions and changes are periodically made to the information therein; these will be incorporated into new versions of the specification, if any.

# **Contents**

l	Int	roduction	1		
1 System Architecture					
II	Ва	sic Abstractions	3		
2	Kern	nel Objects	4		
	2.1	Protection Domain	4		
		2.1.1 Object Space	4		
		2.1.2 Memory Space	4		
		2.1.3 I/O Port Space	4		
	2.2	2.1.4 MSR Space	4		
	2.2	Execution Context	5		
	2.3 2.4	Scheduling Context	5		
	2.4	Portal	6		
	2.3	Semaphore	C		
Ш	Ap	oplication Programming Interface	7		
			Ī		
3	Data	a Types	8		
	3.1	Capability	8		
		3.1.1 Null Capability	8		
		3.1.2 Object Capability	8		
		3.1.2.1 PD Object Capability	8		
		3.1.2.2 EC Object Capability	8		
		3.1.2.3 SC Object Capability	8		
		3.1.2.4 PT Object Capability	9		
		3.1.2.5 SM Object Capability	9		
		3.1.3 Memory Capability	9		
		3.1.4 I/O Port Capability	9		
	2.2	3.1.5 MSR Capability	9		
	3.2		10		
	3.3		11		
			11		
	3.4	•	11 12		
	3.4		12		
			12		
		3.4.2 Architectural IFC	1 4		
4	Нуре	ercalls	13		
	4.1		13		
			13		
		V1	13		
			13		
			14		
	4.2	· · · · · · · · · · · · · · · · · · ·	15		
			15		
		4.2.2. IDC D1	16		

	4.3	Object Creation	17
		4.3.1 Create Protection Domain	17
		4.3.2 Create Execution Context	18
		4.3.3 Create Scheduling Context	20
		4.3.4 Create Portal	21
		4.3.5 Create Semaphore	22
	4.4	Object Control	23
		4.4.1 Control Protection Domain	23
		4.4.2 Control Execution Context	25
		4.4.3 Control Scheduling Context	26
		4.4.4 Control Portal	27
		4.4.5 Control Semaphore	28
		4.4.6 Control Hardware	29
	4.5	Interrupt and Device Assignment	30
		4.5.1 Assign Interrupt	30
		4.5.2 Assign Device	31
5	Boo		32
	5.1	Microhypervisor	32
		5.1.1 ELF Image Loading	32
		5.1.2 Platform Resource Access	32
	5.2	Root Protection Domain	33
		5.2.1 Initial Configuration	33
		5.2.1.1 Object Space	33
		5.2.1.2 Memory Space	33
	5.3	Hypervisor Information Page	34
IV	Ар	oplication Binary Interface	36
IV 6	ABI	aarch64	37
		aarch64 Boot State	<b>37</b>
	ABI	aarch64 Boot State	<b>37</b> 37 37
	ABI	aarch64 Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch	37 37 37 37
	ABI	aarch64  Boot State  6.1.1 NOVA Microhypervisor  6.1.1.1 Multiboot v2 Launch  6.1.1.2 Multiboot v1 Launch	37 37 37 37
	ABI	aarch64         Boot State         6.1.1 NOVA Microhypervisor         6.1.1.1 Multiboot v2 Launch         6.1.1.2 Multiboot v1 Launch         6.1.1.3 Legacy Launch	37 37 37 37 37
	<b>ABI</b> 6.1	aarch64  Boot State  6.1.1 NOVA Microhypervisor  6.1.1.1 Multiboot v2 Launch  6.1.1.2 Multiboot v1 Launch  6.1.1.3 Legacy Launch  6.1.2 Root Protection Domain	37 37 37 37 37 37 38
	ABI	aarch64  Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory	37 37 37 37 37 37 38 39
	<b>ABI</b> 6.1	aarch64  Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map	37 37 37 37 37 37 38 39
	<b>ABI</b> 6.1	aarch64  Boot State  6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions	37 37 37 37 37 37 38 39 39
	<b>ABI</b> 6.1	aarch64  Boot State  6.1.1 NOVA Microhypervisor  6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory  6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory	37 37 37 37 37 38 39 39 39
	<b>ABI</b> 6.1	aarch64  Boot State  6.1.1 NOVA Microhypervisor  6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory  6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes	37 37 37 37 37 37 38 39 39 39
	<b>ABI</b> 6.1	aarch64  Boot State  6.1.1 NOVA Microhypervisor  6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory  6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes	37 37 37 37 37 37 38 39 39 39 39 39
	<b>ABI</b> 6.1	aarch64  Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors	37 37 37 37 37 37 38 39 39 39 39 39 40
	6.1 6.2 6.3	aarch64  Boot State  6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events	377 377 377 377 377 388 399 399 399 399 400 400
	6.1 6.2 6.3	aarch64  Boot State  6.1.1 NOVA Microhypervisor  6.1.1.1 Multiboot v2 Launch  6.1.1.2 Multiboot v1 Launch  6.1.1.3 Legacy Launch  6.1.2 Root Protection Domain  Physical Memory  6.2.1 Memory Map  6.2.2 Protected Regions  Virtual Memory  6.3.1 Cacheability Attributes  6.3.2 Shareability Attributes  Event-Specific Capability Selectors  6.4.1 Architectural Events  6.4.2 Microhypervisor Events	377 377 377 377 377 388 399 399 399 400 400 400
	6.1 6.2 6.3	aarch64  Boot State  6.1.1 NOVA Microhypervisor  6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures	377 377 377 377 377 388 399 399 399 399 400 400
	6.1 6.2 6.3	aarch64  Boot State  6.1.1 NOVA Microhypervisor  6.1.1.1 Multiboot v2 Launch  6.1.1.2 Multiboot v1 Launch  6.1.1.3 Legacy Launch  6.1.2 Root Protection Domain  Physical Memory  6.2.1 Memory Map  6.2.2 Protected Regions  Virtual Memory  6.3.1 Cacheability Attributes  6.3.2 Shareability Attributes  Event-Specific Capability Selectors  6.4.1 Architectural Events  6.4.2 Microhypervisor Events  Architecture-Dependent Structures  6.5.1 Hypervisor Information Page	377 377 377 377 377 388 399 399 399 400 400 400
	6.1 6.2 6.3	aarch64  Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block	37 37 37 37 37 37 38 39 39 39 39 40 40 41 41 41 42
	6.1 6.2 6.3	Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block 6.5.3 Message Transfer Descriptor	37 37 37 37 37 37 38 39 39 39 39 40 40 41 41
	6.1 6.2 6.3	Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block 6.5.3 Message Transfer Descriptor Calling Convention	37 37 37 37 37 37 38 39 39 39 39 40 40 41 41 42 43 44
	6.2 6.3 6.4 6.5	Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block 6.5.3 Message Transfer Descriptor	377 377 377 377 377 388 399 399 399 400 400 411 412 424 43
6	6.2 6.3 6.4 6.5	aarch64 Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block 6.5.3 Message Transfer Descriptor Calling Convention Supplementary Functionality	37 37 37 37 37 38 39 39 39 39 40 40 41 41 42 43 44 46
	6.2 6.3 6.4 6.5 6.6 6.7	aarch64 Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block 6.5.3 Message Transfer Descriptor Calling Convention Supplementary Functionality	37 37 37 37 37 37 38 39 39 39 39 40 40 41 41 42 43 44 46
6	6.2 6.3 6.4 6.5	aarch64 Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block 6.5.3 Message Transfer Descriptor Calling Convention Supplementary Functionality  x86-64 Boot State	37 37 37 37 37 38 39 39 39 39 40 40 41 41 42 43 44 46
6	6.2 6.3 6.4 6.5 6.6 6.7	aarch64 Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block 6.5.3 Message Transfer Descriptor Calling Convention Supplementary Functionality  x86-64 Boot State 7.1.1 NOVA Microhypervisor	37 37 37 37 37 37 38 39 39 39 40 40 41 41 42 43 44 46 47 47
6	6.2 6.3 6.4 6.5 6.6 6.7	aarch64 Boot State 6.1.1 NOVA Microhypervisor 6.1.1.1 Multiboot v2 Launch 6.1.1.2 Multiboot v1 Launch 6.1.1.3 Legacy Launch 6.1.2 Root Protection Domain Physical Memory 6.2.1 Memory Map 6.2.2 Protected Regions Virtual Memory 6.3.1 Cacheability Attributes 6.3.2 Shareability Attributes Event-Specific Capability Selectors 6.4.1 Architectural Events 6.4.2 Microhypervisor Events Architecture-Dependent Structures 6.5.1 Hypervisor Information Page 6.5.2 User Thread Control Block 6.5.3 Message Transfer Descriptor Calling Convention Supplementary Functionality  x86-64 Boot State	37 37 37 37 37 37 38 39 39 39 39 40 40 41 41 42 43 44 46


		7.1.2 Root Protection Domain	47
	7.2	Physical Memory	48
		7.2.1 Memory Map	48
		7.2.2 Protected Regions	48
	7.3	Virtual Memory	48
		7.3.1 Cacheability Attributes	48
		7.3.2 Shareability Attributes	48
	7.4	Event-Specific Capability Selectors	49
		7.4.1 Architectural Events	49
		7.4.2 Microhypervisor Events	50
	7.5	Architecture-Dependent Structures	51
		7.5.1 Hypervisor Information Page	51
		7.5.2 User Thread Control Block	51
		7.5.2.1 Encoding: Segment Access Rights	52
		7.5.2.2 Encoding: Injection Information	52
		7.5.3 Message Transfer Descriptor	53
	7.6	Calling Convention	54
	_		
V	Ap	pendix	57
_			
A	Acro	onyms	58
В	Ribli	iography	60
	ווטום	logiaphy	00
С	Cons	sole	61
	C.1	Memory-Buffer Console	61
		UART Console	61
D	Dow	rnload	62

# **Notation**

Throughout this document, the following symbols are used:

- Indicates that the value of this parameter or field is **undefined**. Future versions of this specification may define a meaning for the parameter or field.
- \_ Indicates that the value of this parameter or field is **ignored**. Future versions of this specification may define a meaning for the parameter or field.
- **■** Indicates that the value of this parameter or field is **unchanged**. The microhypervisor will preserve the value across hypercalls.





# 1 System Architecture

The NOVA OS Virtualization Architecture facilitates the coexistence of multiple legacy guest operating systems and a multi-server user-mode framework on a single platform [9]. The core system leverages virtualization technology provided by modern x86 or ARM platforms and comprises the NOVA microhypervisor and one or more Virtual-Machine Monitors (VMMs).




Figure 1.1: System Architecture

Figure 1.1 shows the structure of the system. The microhypervisor is the only component running in privileged root/kernel mode. It isolates the user-level servers, including the virtual-machine monitor, from one another by placing them in different address spaces in unprivileged root/user mode. Each legacy guest operating system runs in its own virtual-machine environment in non-root mode and is therefore isolated from the other components.

Besides isolation, the microhypervisor also provides mechanisms for partitioning and delegation of platform resources, such as CPU time, physical memory, I/O ports and hardware interrupts and for establishing communication paths between different protection domains.

The virtual-machine monitor handles virtualization faults and implements virtual devices that enable legacy guest operating systems to function in the same manner as they would on bare hardware. Providing this functionality outside the microhypervisor in the VMM considerably reduces the size of the trusted computing base for all applications that do not require virtualization support.

The architecture and interfaces of the VMM and the multi-server user-mode framework are not described in this document.

# Part II Basic Abstractions

# 2 Kernel Objects

## 2.1 Protection Domain

- 1. The Protection Domain (PD) is a unit of protection and isolation.
- 2. Access to a Protection Domain (PD) is controlled by a PD Object Capability (CAP<sub>OBJpp</sub>).
- 3. A PD is composed of a set of spaces that store Capabilities (CAPs) to kernel objects or platform resources that can be accessed by ECs within that PD. The following subsections detail these spaces.

# 2.1.1 Object Space

- 1. The Object Space (SPC<sub>OBJ</sub>) is available on all architectures.
- 2. Each slot of the Object Space contains either a Null Capability (CAP<sub>0</sub>) or an Object Capability (CAP<sub>0BJ</sub>) that refers to a kernel object.
- 3. An Object Capability Selector (SEL<sub>OBJ</sub>) serves as index into the Object Space and selects a slot.
- 4. Each hypercall issued from within the PD explicitly specifies the SEL<sub>OBJ</sub> to select the CAP<sub>OBJ</sub> for the kernel object on which it operates.

# 2.1.2 Memory Space

- 1. The Memory Space (SPC<sub>MEM</sub>) is available on all architectures.
- 2. Each slot of the Memory Space contains either a Null Capability (CAP<sub>0</sub>) or a Memory Capability (CAP<sub>MEM</sub>) that refers to a 4 KiB page frame in physical memory.
- 3. A Memory Capability Selector (SEL<sub>MEM</sub>) serves as index into the Memory Space and selects a slot.
- 4. Each memory access issued from within the PD implicitly uses the virtual page number (VirtAddr >> 12) of the access as SELMEN to select the CAPMEN for the 4 KiB page frame on which it operates.

# 2.1.3 I/O Port Space

- 1. The I/O Port Space (SPC<sub>PIO</sub>) is available on the x86 architecture only.
- 2. Each slot of the I/O Port Space contains either a Null Capability (CAP<sub>0</sub>) or an I/O Port Capability (CAP<sub>PIO</sub>) that refers to the physical I/O port corresponding to the slot number.
- 3. An I/O Port Capability Selector (SELPIO) serves as index into the I/O Port Space and selects a slot.
- 4. Each I/O access (IN/OUT instruction) issued from within the PD implicitly uses the I/O port number of the access as SEL<sub>PIO</sub> to select the CAP<sub>PIO</sub> for the I/O port on which it operates.

#### 2.1.4 MSR Space

- 1. The MSR Space (SPC<sub>MSR</sub>) is available on the x86 architecture only.
- 2. Each slot of the MSR Space contains either a Null Capability (CAP<sub>0</sub>) or an MSR Capability (CAP<sub>MSR</sub>) that refers to the physical MSR corresponding to the slot number.
- 3. An MSR Capability Selector (SEL<sub>MSR</sub>) serves as index into the MSR Space and selects a slot.
- 4. Each MSR access (RDMSR/WRMSR instruction) issued from within the PD implicitly uses the MSR number of the access as SEL<sub>MSR</sub> to select the CAP<sub>MSR</sub> for the MSR on which it operates.

# 2.2 Execution Context

- 1. The Execution Context (EC) is an abstraction for an activity within a PD.
- 2. Access to an Execution Context (EC) is controlled by an EC Object Capability (CAP<sub>OBJEC</sub>).
- 3. An EC is permanently bound to exactly one physical CPU.
- 4. An EC is permanently bound to the PD for which it was created.
- 5. There exist three types of Execution Context:
  - Local Thread these may optionally have PTs (but not SCs) bound to it.
  - Global Thread these may optionally have an SC (but not PTs) bound to it.
  - Virtual CPUs these may optionally have an SC (but not PTs) bound to it.
- 6. An EC comprises the following state:
  - Reference to bound PD (2.1)
  - Event Selector Base (SEL<sub>EVT</sub>)
  - User Thread Control Block (UTCB) (3.3)
  - Central Processing Unit (CPU) registers (architecture dependent)
  - Floating Point Unit (FPU) registers (architecture dependent)

# 2.3 Scheduling Context

- 1. The Scheduling Context (SC) is a unit of dispatching and prioritization.
- 2. Access to a Scheduling Context (SC) is controlled by an SC Object Capability (CAP<sub>OBJsc</sub>).
- 3. An SC is permanently bound to exactly one physical CPU.
- 4. An SC is permanently bound to the EC for which it was created.
- 5. Donation allows another EC to consume the budget of the SC for the duration of the donation.
- 6. A scheduling context comprises the following state:
  - Reference to bound EC (2.2)
  - Scheduling priority numerically higher priorities always preempt numerically lower priorities
  - Scheduling budget time after which the SC can be preempted by an SC with the same priority

# 2.4 Portal

- 1. A Portal (PT) represents a dedicated entry point into the PD in which the portal was created.
- 2. Access to a Portal (PT) is controlled by a PT Object Capability (CAP<sub>OBJpt</sub>).
- 3. A PT is permanently bound to the EC for which it was created.
- 4. A portal comprises the following state:
  - Reference to bound EC (2.2)
  - Message Transfer Descriptor (MTD) (3.4)
  - Entry instruction pointer
  - Portal Identifier (PID)

# 2.5 Semaphore

- 1. A Semaphore (SM) provides a means to synchronize execution and interrupt delivery by selectively blocking and unblocking execution contexts.
- 2. Access to a Semaphore (SM) is controlled by a SM Object Capability (CAPOBJSM).



# Part III Application Programming Interface

# 3 Data Types

# 3.1 Capability

A Capability (CAP) is a reference to a resource plus associated auxiliary data, such as access permissions.

Capabilities are opaque and immutable for applications – they cannot be inspected or modified directly; instead applications refer to a Capability via a Capability Selector (SEL).

# 3.1.1 Null Capability

A Null Capability (CAP<sub>0</sub>) does not refer to anything and carries no permissions.

# 3.1.2 Object Capability

An Object Capability (CAP<sub>OBJ</sub>) is stored in the Object Space (SPC<sub>OBJ</sub>) of a PD and refers to a kernel object.

# 3.1.2.1 PD Object Capability

A PD Object Capability (CAP<sub>OBJpD</sub>) refers to a Protection Domain (PD) and carries the following permissions:

ASSIGN	SC	EC PT SM	PD	CTRL	
4	3	2	1	0	

```
CTRL ctrl.pd permitted if set.

PD create_pd permitted if set.
```


EC PT SM create\_ec, create\_pt, create\_sm permitted it set.

SC create\_sc permitted if set.

ASSIGN assign\_dev permitted if set.

# 3.1.2.2 EC Object Capability

An EC Object Capability (CAPOBJEC) refers to an Execution Context (EC) and carries the following permissions:




```
CTRL ctrl_ec permitted if set.
```

BIND<sub>PT</sub> create\_pt can bind a Portal (PT) to the EC if set.

BIND<sub>SC</sub> create\_sc can bind a Scheduling Context (SC) to the EC if set.

#### 3.1.2.3 SC Object Capability


An SC Object Capability (CAP<sub>OBJsc</sub>) refers to a Scheduling Context (SC) and carries the following permissions:



CTRL ctrl\_sc permitted if set.

#### 3.1.2.4 PT Object Capability

A PT Object Capability (CAPOBJpt) refers to a Portal (PT) and carries the following permissions:




CTRL ctrl\_pt permitted if set.

CALL ipc\_call permitted if set.

EVENT Delivery of events permitted if set.

#### 3.1.2.5 SM Object Capability

An SM Object Capability (CAP<sub>OBJsw</sub>) refers to a Semaphore (SM) and carries the following permissions:



 $\begin{array}{ll} {\sf CTRL_{UP}} & {\sf ctrl\_sm} \ ({\sf Up}) \ {\sf permitted} \ {\sf if} \ {\sf set}. \\ {\sf CTRL_{DN}} & {\sf ctrl\_sm} \ ({\sf Down}) \ {\sf permitted} \ {\sf if} \ {\sf set}. \\ {\sf ASSIGN} & {\sf assign\_int} \ {\sf permitted} \ {\sf if} \ {\sf set}. \end{array}$ 

# 3.1.3 Memory Capability

A Memory Capability (CAP<sub>MEM</sub>) is stored in the Memory Space (SPC<sub>MEM</sub>) of a PD, refers to a 4 KiB page frame, and carries the following permissions:




R the page frame is readable if set.
W the page frame is writable if set.

 $X_U$  the page frame is executable (in user mode) if set.  $^{\dagger}$ 

 $X_S$  the page frame is executable (in supervisor mode) if set. †

# 3.1.4 I/O Port Capability


A I/O Port Capability (CAP<sub>PI0</sub>) is stored in the I/O Port Space (SPC<sub>PI0</sub>) of a PD, refers to an I/O port, and carries the following permissions:



the I/O port is accessible (via IN/OUT) if set.

#### 3.1.5 MSR Capability

A MSR Capability (CAP<sub>MSR</sub>) is stored in the MSR Space (SPC<sub>MSR</sub>) of a PD, refers to a Model-Specific Register (MSR), and carries the following permissions:



R the MSR is readable (via RDMSR) if set.
W the MSR is writable (via WRMSR) if set.

<sup>&</sup>lt;sup>†</sup>If the hardware supports only combined execute permissions (X) for both modes, then  $X = X_U \vee X_S$ .

# 3.2 Capability Selector

A Capability Selector (SEL) is an application-visible unsigned number as follows:

- An Object Capability Selector (SEL<sub>OBJ</sub>) indexes into the Object Space (SPC<sub>OBJ</sub>) of a Protection Domain (PD) and selects a slot that contains either a Null Capability (CAP<sub>0</sub>) or an Object Capability (CAP<sub>OBJ</sub>).
- A Memory Capability Selector (SEL<sub>MEM</sub>) indexes into the Memory Space (SPC<sub>MEM</sub>) of a Protection Domain (PD) and selects a slot that contains either a Null Capability (CAP<sub>0</sub>) or a Memory Capability (CAP<sub>MEM</sub>).
- An I/O Port Capability Selector (SEL<sub>PIO</sub>) indexes into the I/O Port Space (SPC<sub>PIO</sub>) of a Protection Domain (PD) and selects a slot that contains either a Null Capability (CAP<sub>0</sub>) or an I/O Port Capability (CAP<sub>PIO</sub>).
- An MSR Capability Selector (SEL<sub>MSR</sub>) indexes into the MSR Space (SPC<sub>MSR</sub>) of a Protection Domain (PD) and selects a slot that contains either a Null Capability (CAP<sub>0</sub>) or an MSR Capability (CAP<sub>MSR</sub>).



# 3.3 User Thread Control Block


Each host EC (local/global thread) has its own User Thread Control Block (UTCB), which is mapped into the Memory Space (SPC<sub>MEM</sub>) of the PD in which that EC is executing. A guest EC (virtual CPU) does not have a UTCB.

A User Thread Control Block (UTCB) has a size of one page (4 KiB).

To ensure proper visibility of loads and stores with relaxed memory ordering, application programs are expected to access a UTCB only from the EC to which that UTCB is bound.

# 3.3.1 Regular Layout

During regular IPC (see 3.4.1), the UTCB is used for data transfer and has a regular layout with 512 message words.



The data transfer from one UTCB to another UTCB is defined as follows:

- The data transfer is performed by the CPU on which the caller EC and callee EC execute.
- The data transfer uses the regular layout.
- The data is copied from low words to high words, beginning with word<sub>0</sub>.
- The granularity of the loads and stores used for copying is **undefined**.
- Loads from and stores to the UTCB are non-atomic and use relaxed memory ordering.

# 3.3.2 Architectural Layout

During architectural IPC (see 3.4.2), the UTCB is used for state transfer and has an architectural layout (ARM, x86).

The state transfer between the architectural registers and a UTCB is defined as follows:

- The state transfer is performed by the CPU on which the faulting EC and callee EC execute.
- The state transfer uses the architectural layout.
- The state is copied between architectural registers and the UTCB in an undefined order.
- The granularity of the loads and stores used for copying is **undefined**.
- Loads from and stores to the UTCB are **non-atomic** and use **relaxed** memory ordering.

# 3.4 Message Transfer Descriptor

# 3.4.1 Regular IPC

For regular Inter-Process Communication (IPC), the Message Transfer Descriptor (MTD) is provided by the sender, passed to the receiver, and uses the following layout:



The MTD controls the data transfer (see 3.3.1) as shown in Figure 3.1:

- During ipc\_call, it specifies the number of message words to transfer from the UTCB of the caller EC (sender) to the UTCB of the callee EC (receiver).
- During ipc\_reply, it specifies the number of message words to transfer from the UTCB of the callee EC (sender) to the UTCB of the caller EC (receiver).




Figure 3.1: Regular IPC

#### 3.4.2 Architectural IPC

For exceptions and intercepts, the Message Transfer Descriptor (MTD) is provided by the architectural event-specific portal (ARM, x86) or sender, passed to the receiver, and uses an architectural bitfield layout (ARM, x86):

- If a bit is 0, then the microhypervisor does **not** transmit the architectural state associated with that bit.
- If a bit is 1, then the microhypervisor transmits the architectural state associated with that bit.

The MTD controls the state transfer (see 3.3.2) as shown in Figure 3.2:

- During an exception/intercept, it specifies the subset of registers to transfer from the architectural state of the faulting EC (sender) to the UTCB of the callee EC (receiver).
- During ipc\_reply, it specifies the subset of registers to transfer from the UTCB of the callee EC (sender) to the architectural state of the faulting EC (receiver).




Figure 3.2: Architectural IPC

# 4 Hypercalls

# 4.1 Definitions

# 4.1.1 Hypercall Numbers

Each hypercall is identified by a unique number. The following hypercalls are currently defined:

Number	Hypercall	Section
0x0	ipc_call	4.2.1
0x1	ipc_reply	4.2.2
0x2	create_pd	4.3.1
0x3	create_ec	4.3.2
0x4	create_sc	4.3.3
0x5	create_pt	4.3.4
0x6	create_sm	4.3.5
0x7	ctrl_pd	4.4.1
8x0	ctrl_ec	4.4.2
0x9	ctrl_sc	4.4.3
0xa	ctrl_pt	4.4.4
0xb	ctrl_sm	4.4.5
0xc	ctrl_hw	4.4.6
0xd	assign_int	4.5.1
0xe	assign_dev	4.5.2
0xf	reserved for future use	

# 4.1.2 Status Codes

Hypercalls return a status code to indicate success or failure. The following status codes are currently defined:

Number	Status Code	Description
0x0	SUCCESS	Operation Successful
0x1	TIMEOUT	Operation Timeout
0x2	ABORTED	Operation Abort
0x3	OVRFLOW	Operation Overflow
0x4	BAD_HYP	Invalid Hypercall
0x5	BAD_CAP	Invalid Capability
0x6	BAD_PAR	Invalid Parameter
0x7	$BAD_FTR$	Invalid Feature
8x0	BAD_CPU	Invalid CPU Number
0x9	BAD_DEV	Invalid Device ID
0xa	INS_MEM	<b>Insufficient Memory</b>

# 4.1.3 Space Type

Number	<b>TYPE</b> <sub>SPC</sub>	Contains	<b>Indexed By</b>	Description
0x0	SPC <sub>OBJ</sub>	CAP <sub>OBJ</sub>	SEL <sub>OBJ</sub>	Object Space
0x1	SPC <sub>MEM</sub>	$CAP_{MEM}$	SEL <sub>MEM</sub>	Memory Space
0x2	$SPC_{PIO}$	$CAP_{\mathtt{PIO}}$	SEL <sub>PIO</sub>	I/O Port Space
<b>0</b> x3	$SPC_{MSR}$	$CAP_{MSR}$	$SEL_{MSR}$	MSR Space

# 4.1.4 Table Type

Num	ber TYPE <sub>TBL</sub>	Description
0x	0 CPU_HST	CPU Page Table for Host Accesses
0x	1 CPU_GST	CPU Page Table for Guest Accesses
0x	2 DMA_HST	DMA Page Table for Host Accesses
0x	3 DMA_GST	DMA Page Table for Guest Accesses



# 4.2 Communication

#### 4.2.1 IPC Call

#### Parameters:

#### Flags:



#### **Description:**

Sends a message from EC<sub>CURRENT</sub> (caller) to the EC (callee) to which the specified Portal (PT) is bound. Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } must refer to a PT Object Capability (CAP<sub>OBJPT</sub>) with permission CALL.

If the hypercall completed successfully:

- If **T=0** (**No Timeout**): If the callee **EC** was still busy handling a prior **ipc\_call**, then the caller **EC** has helped run that prior **ipc\_call** to completion, i.e. until the callee **EC** became available again.
- The microhypervisor has transferred a message from the UTCB of the caller EC to the UTCB of the callee EC. The content of that message is defined by the MTD mtd, which has been passed from the caller EC to the callee EC.
- The hypercall returns once the callee EC has issued an ipc\_reply. Upon return, the UTCB of the caller EC and the parameter mtd have been updated by the reply message.
- The Current Scheduling Context (SC<sub>CURRENT</sub>) has been donated to the callee EC upon ipc\_call and returned back upon ipc\_reply, thereby accounting the entire handling of the request to SC<sub>CURRENT</sub>.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

# BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } did not refer to a PT Object Capability (CAP<sub>OBJPT</sub>) or that capability had insufficient permissions.

#### BAD\_CPU

• Caller EC and callee EC are on different CPUs.

#### **TIMEOUT**

• The callee EC is still busy handling a prior ipc\_call – only if **T=1** (**Timeout**).

#### **ABORTED**

• The callee EC is dead and the operation aborted.

# 4.2.2 IPC Reply

#### Parameters:

# Flags:



#### **Description:**

Sends a reply message from EC<sub>CURRENT</sub> (callee) back to the caller EC (if one exists) and subsequently waits for the next incoming message.

If the hypercall completed successfully:

- If a caller **EC** exists:
  - The microhypervisor has transferred a reply message from the UTCB of the callee EC back to the UTCB of the caller EC.
  - The content of that reply message is defined by the MTD mtd, which has been passed from the callee EC back to the caller EC.
  - The Current Scheduling Context (SC<sub>CURRENT</sub>) that had been donated to the callee EC upon ipc\_call
    has been returned back to the caller EC.
- ECCURRENT blocks until the next incoming message arrives on any Portal (PT) bound to it.

#### Status:

This hypercall does not return directly.

Instead, when the next message arrives via a subsequent ipc call to any Portal (PT) bound to the callee EC:

- The microhypervisor passes the Portal Identifier (PID) of the called PT to the callee EC.
- The UTCB of the callee EC and the parameter mtd have been updated by the incoming message.
- Execution of the callee EC continues at the Instruction Pointer (IP) configured in the called PT.

# 4.3 Object Creation

# 4.3.1 Create Protection Domain

#### Parameters:

#### Flags:



#### **Description:**

Creates a new Protection Domain (PD).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJpp</sub>) with permission PD.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- A new Protection Domain (PD) has been created.
- The resources for the created PD were accounted to the PD referred to by {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  own }.
- {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sel } refers to a PD Object Capability (CAP<sub>OBJPD</sub>) for the created PD with defined permissions inherited from {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  own }.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).

#### INS\_MEM


• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for PD creation.

#### 4.3.2 Create Execution Context

#### Parameters:

```
status = create_ec (SEL<sub>OB1</sub>
                              sel,
                                            // Created EC
                                            // Owner PD
                      SELOBI
                              own,
                                            // UTCB Address (Page Number)
                      SELMEM
                              utcb,
                      UINT
                              cpu,
                                           // CPU Number
                                           // Initial Stack Pointer
                      UINT
                              sp,
                      SELEVT
                              evt);
                                            // Event Selector Base
```

#### Flags:



#### **Description:**

Creates a new Execution Context (EC).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission EC.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- If V=0,G=0 (Local Thread): A new host Execution Context (EC) has been created with its UTCB mapped at virtual page number utcb and its initial Stack Pointer (SP) set to sp. Portals (PTs) can subsequently be bound to that EC and the EC will run whenever any of those bound portals is called.
- If V=0,G=1 (Global Thread): A new host Execution Context (EC) has been created with its UTCB mapped at virtual page number utcb and its initial Stack Pointer (SP) set to sp. The EC will generate a startup exception the first time a Scheduling Context (SC) is bound to it.
- If **V=1** (**Virtual CPU**): A new guest **Execution Context** (**EC**) has been created. The **EC** will generate a startup exception the first time a **Scheduling Context** (**SC**) is bound to it. The parameters **utcb**, sp and the G-flag were ignored.
- The created EC will be able to use FPU instructions only if the F-flag is set. Otherwise any FPU access by that EC will generate an exception.
- The created EC is bound to the PD referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } on CPU cpu with its Event Selector Base (SEL<sub>EVT</sub>) set to evt.
- The resources for the created EC were accounted to the PD referred to by {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an EC Object Capability (CAP<sub>OBJEC</sub>) for the created EC with all defined permissions set.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).

#### BAD\_CPU

• The CPU number is invalid.

#### **BAD\_FTR**

• Virtual CPUs are not supported on the machine.

#### BAD\_PAR

• UTCB region is not free or outside the user-accessible memory range.

# **INS\_MEM**


 $\bullet$  {  $PD_{CURRENT}$  ,  $\;SEL_{OBJ}\;$  own } had insufficient memory resources for EC creation.



#### 4.3.3 Create Scheduling Context

#### Parameters:

#### Flags:



#### **Description:**

Creates a new Scheduling Context (SC).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJpp</sub>) with permission SC.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } must refer to an EC Object Capability (CAP<sub>OBJEC</sub>) with permission BIND<sub>SC</sub>.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- A new Scheduling Context (SC) has been created.
- The created SC is bound to the EC referred to by { PD\_CURRENT, SEL\_OBJ ec } on the CPU of that EC with its scheduling parameters set to budget and priority.
- The resources for the created SC were accounted to the PD referred to by {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an SC Object Capability (CAP<sub>OBJsc</sub>) for the created SC with all defined permissions set.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } did not refer to a EC Object Capability (CAP<sub>OBJEC</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- Binding the SC to the EC failed, e.g. because the EC is a local EC.

#### BAD\_PAR

• Scheduling budget or priority was zero.

#### INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for SC creation.

#### 4.3.4 Create Portal

#### Parameters:

#### Flags:



#### **Description:**

Creates a new Portal (PT).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJpp</sub>) with permission PT.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } must refer to an EC Object Capability (CAP<sub>OBJEC</sub>) with permission BIND<sub>PT</sub>.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- A new Portal (PT) has been created.
- The created PT is bound to the EC referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } on the CPU of that EC, with its portal Instruction Pointer (IP) set to ip, its initial MTD set to 0 and its initial PID set to 0.
- The resources for the created PT were accounted to the PD referred to by { PD\_CURRENT, SELOBJ own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an PT Object Capability (CAP<sub>OBJPT</sub>) for the created PT with all defined permissions set.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } did not refer to a EC Object Capability (CAP<sub>OBJEC</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- Binding the PT to the EC failed, e.g. because the EC is not a local EC.


#### INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for PT creation.

# 4.3.5 Create Semaphore

#### Parameters:

#### Flags:



#### **Description:**

Creates a new Semaphore (SM).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission SM.
- { PD<sub>CURRENT</sub>, SEL<sub>0BJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- A new Semaphore (SM) has been created.
- The created SM has its initial counter value set to cnt.
- The resources for the created SM were accounted to the PD referred to by {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an SM Object Capability (CAP<sub>OBJSM</sub>) for the created SM with all defined permissions set.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).

#### INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for SM creation.

# 4.4 Object Control

#### 4.4.1 Control Protection Domain

#### Parameters:

```
status = ctrl_pd (SEL<sub>OB</sub>) spd,
                                             // Protection Domain: Source
                                             // Protection Domain: Destination
                     SEL<sub>OB1</sub>
                            dpd,
                                             // Base Selector: Source
                     SEL
                            src.
                     SEL
                            dst.
                                             // Base Selector: Destination
                                             // Order
                     UINT
                            ord,
                    UINT
                                             // Permission Mask
                            pmm,
                    TYPE_{SPC} spc,
                                             // Space Type
                                             // Table Type
                    TYPE_{TBL} tbl,
                                             // Cacheability Attribute
                     ATTR<sub>CA</sub> ca,
                    ATTR<sub>SH</sub> sh);
                                             // Shareability Attribute
```

# Flags:



#### **Description:**

Takes capabilities from the Source Protection Domain (PD) and grants them to the Destination Protection Domain (PD) and thereby optionally reduces the permissions of the destination capabilities.

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> spd } must refer to a PD Object Capability (CAP<sub>OBJen</sub>) with permission CTRL.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } must refer to a PD Object Capability (CAP<sub>OBJpp</sub>) with permission CTRL.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } must not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) for PD<sub>NOVA</sub>.
- SEL src and SEL dst must be order-aligned, i.e. src=0 (mod 2<sup>ord</sup>) and dst=0 (mod 2<sup>ord</sup>).
- TYPE<sub>SPC</sub> spc and TYPE<sub>TBL</sub> tb1 must be valid, i.e. supported by the architecture.
- ATTR<sub>CA</sub> ca and ATTR<sub>SH</sub> sh must be valid, i.e. supported by the architecture.

If the hypercall completed successfully:

- If spc=SPC<sub>OBJ</sub>: All CAP<sub>OBJ</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>OBJ</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>OBJ</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>OBJ</sub> in the destination selector range were revoked. The parameters tbl, ca and sh were ignored.
- If spc=SPC<sub>MEM</sub>: All CAP<sub>MEM</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>MEM</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>MEM</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>MEM</sub> in the destination selector range were revoked.
- If spc=SPC<sub>PIO</sub>: All CAP<sub>PIO</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>PIO</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>PIO</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>PIO</sub> in the destination selector range were revoked. The parameters tbl, ca and sh were ignored.
- If spc=SPC<sub>MSR</sub>: All CAP<sub>MSR</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>MSR</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>MSR</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>MSR</sub> in the destination selector range were revoked. The parameters tbl, ca and sh were ignored.
- The permissions of each destination capability were masked by computing the logical AND of the permissions of the respective source capability and the permission mask pmm, i.e.
  - for bits set (1) in pmm, the respective permissions were *inherited* from the source capability.
  - for bits clear (0) in pmm, the respective permissions were *removed* for the destination capability.
- If the source capability was a Null Capability (CAP<sub>0</sub>) or if the destination capability has zero permissions after masking, then the destination capability is now a Null Capability (CAP<sub>0</sub>).
- The resources for storing the granted capabilities were accounted to the PD referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd }.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> spd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } referred to a PD Object Capability (CAP<sub>OBJpp</sub>) for PD<sub>NOVA</sub>.

#### BAD\_PAR

- SEL src or SEL dst was not order-aligned.
- SEL src+2<sup>ord</sup>-1 or SEL dst+2<sup>ord</sup>-1 was larger than the maximum selector number.
- If **spc=SPC<sub>PIO</sub>** or **spc=SPC<sub>MSR</sub>**: SEL src was not equal to SEL dst.
- TYPE<sub>SPC</sub> spc or TYPE<sub>TBL</sub> tbl was not valid, i.e. not supported by the architecture.
- ATTR<sub>CA</sub> ca or ATTR<sub>SH</sub> sh was not valid, i.e. not supported by the architecture.

#### INS\_MEM †

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } had insufficient memory resources for allocating the storage required for granting all destination capabilities. This constitutes a partial failure of the operation, because those destination capabilities, for which storage allocation succeeded or storage already existed, have been granted.



#### 4.4.2 Control Execution Context

#### Parameters:

```
status = ctrl_ec (SEL<sub>OBJ</sub> ec);  // Execution Context
```

#### Flags:



#### **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } must refer to a EC Object Capability (CAP<sub>OBJFC</sub>) with permission CTRL.

If the hypercall completed successfully:

- The EC referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } has been forced to enter the microhypervisor. It will generate a recall exception prior to its next exit from the microhypervisor and will traverse through the respective Portal (PT).
- If **S=0** (**Weak**): the hypercall returns as soon as the recall exception has been *pended*, i.e. the EC may not have entered the microhypervisor yet.
- If **S=1** (**Strong**): the hypercall returns as soon as the recall exception has been *observed*, i.e the EC will have entered the microhypervisor.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } did not refer to a EC Object Capability (CAP<sub>OBJEC</sub>) or that capability had insufficient permissions.

# 4.4.3 Control Scheduling Context

#### Parameters:

#### Flags:



# **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sc } must refer to an SC Object Capability (CAP<sub>OBJ<sub>SC</sub></sub>) with permission CTRL.

If the hypercall completed successfully:

• The microhypervisor has returned the total consumed execution time in ticks for the SC referred to by { PD\_CURRENT, SEL\_OBJ sc }.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sc } did not refer to an SC Object Capability (CAP<sub>OBJ<sub>SC</sub></sub>) or that capability had insufficient permissions.



# 4.4.4 Control Portal

#### Parameters:

#### Flags:



# **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } must refer to a PT Object Capability (CAP<sub>OBJpt</sub>) with permission CTRL.

If the hypercall completed successfully:

- The microhypervisor has set the Portal Identifier (PID) to pid and the Message Transfer Descriptor (MTD) to mtd for the Portal referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt }.
- Subsequent portal traversals will use the new MTD and return the new PID.

#### Status:

# **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } did not refer to a PT Object Capability (CAP<sub>OBJPT</sub>) or that capability had insufficient permissions.

# 4.4.5 Control Semaphore

#### Parameters:

#### Flags:



# **Description:**

Prior to the hypercall:

- If D=0 (Up): {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sm } must refer to a SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) with permission CTRL<sub>UP</sub>.
- If D=1 (Down): {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sm } must refer to a SM Object Capability (CAP<sub>OBJsm</sub>) with permission CTRL<sub>DN</sub>.

If the hypercall completed successfully:

- If **D=0** (**Up**): if there were **ECs** blocked on the semaphore, then the microhypervisor has released one of those blocked **ECs**. Otherwise, the microhypervisor has incremented the semaphore counter. The deadline timeout value and the Z-flag were ignored.
- If **D=1** (**Down**): if the semaphore counter was larger than zero, then the microhypervisor has decremented the semaphore counter (**Z=0**) or set it to zero (**Z=1**). Otherwise, the microhypervisor has blocked EC<sub>CURRENT</sub> on the semaphore. If the deadline timeout value was non-zero, EC<sub>CURRENT</sub> unblocks with a timeout status when the architectural timer reaches or exceeds the specified ticks value.

Blocking and releasing of ECs on a semaphore uses the FIFO queueing discipline.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### **TIMEOUT**

• If **D=1**: Down operation aborted when the timeout triggered.

#### **OVRFLOW**

• If **D=0**: Up operation aborted because the semaphore counter would overflow.

# BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } did not refer to a SM Object Capability (CAP<sub>OBJSM</sub>) or that capability had insufficient permissions.

#### BAD\_CPU

• If **D=1** on an interrupt semaphore: Attempt to wait for the interrupt on a different CPU than the CPU to which that interrupt has been routed via assign\_int.

# 4.4.6 Control Hardware

This hypercall is currently reserved for future use.



# 4.5 Interrupt and Device Assignment

# 4.5.1 Assign Interrupt

#### Parameters:

#### Flags:

G	P	T	M
3	2	1	0

#### **Description:**

Configures an interrupt and routes it to the specified CPU.

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } must refer to a SM Object Capability (CAP<sub>OBJSK</sub>) with permission ASSIGN.
- CAP<sub>OBJ<sub>SM</sub></sub> must refer to an interrupt semaphore and thereby identifies the interrupt.

If the hypercall completed successfully:

- The interrupt referred to by { PD<sub>CURRENT</sub>, SEL<sub>OB</sub> sm } has been routed to the CPU cpu.
- Mask
  - M=0: The interrupt is now unmasked, i.e. it will be signaled on the semaphore.
  - M=1: The interrupt is now masked, i.e. it will not be signaled on the semaphore.
- Trigger
  - **T=0**: The interrupt is now configured for edge-triggered operation.
  - T=1: The interrupt is now configured for level-triggered operation.
- Polarity
  - P=0: The interrupt is now configured for active-high operation.
  - − P=1: The interrupt is now configured for active-low operation.
- Guest
  - **G=0**: The interrupt is now host-owned.
  - G=1: The interrupt is now guest-owned (VM pass-through).
- If the interrupt is an MSI, only the PCI device referred to by dev will be authorized to generate that MSI. The device driver must program the returned msi\_addr and msi\_data values into the MSI registers of that device to ensure proper interrupt operation. If the interrupt is pin-based, the parameter dev was ignored and the parameters msi\_addr and msi\_data return 0.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CPU

• The specified CPU number was invalid.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } did not refer to a SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) or that capability had insufficient permissions.
- CAP<sub>OBJ<sub>SM</sub></sub> did not refer to an interrupt semaphore.

#### 4.5.2 Assign Device

#### Parameters:

#### Flags:



#### **Description:**

Assigns the specified device (\*) to the specified Protection Domain (PD):

- ARM: dev encodes the SID of the device and also the SMMU resources (stream mapping group, translation context) to be used for managing that device.
- x86: dev encodes the BDF of the device. There are no SMMU resources needed.

Prior to the hypercall:

- PD<sub>CURRENT</sub> must be the Root Protection Domain (PD<sub>ROOT</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd } must refer to a PD Object Capability (CAP<sub>OBJP</sub>) with permission ASSIGN.
- ullet { PD<sub>NOVA</sub>, SEL<sub>MEM</sub> smmu } must refer to the physical address of an SMMU device.
- The SID/BDF and SMMU resources encoded in dev must be supported by the hardware (see 6.5.1).
- TYPE<sub>TBL</sub> tbl must refer to a DMA page table.

If the hypercall completed successfully:

- The device, referred to by the SID/BDF in dev, has been assigned to the Protection Domain (PD) referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd }, such that DMA transactions of that device will be translated by the DMA page table tbl of that PD.
- DMA transactions of that device will be managed using the SMMU resources encoded in dev. Prior users
  of those SMMU resources have been unconfigured.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_HYP

• The hypercall was not issued from the Root Protection Domain (PD<sub>ROOT</sub>).

#### BAD\_DEV

• { PD<sub>NOVA</sub>, SEL<sub>MEM</sub> smmu } did not refer to the physical address of an SMMU device.

#### BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.

#### BAD\_PAR

• At least one of the parameters dev or tbl was not valid.

<sup>\*</sup>See the architecture-specific binding for encoding details.

# 5 Booting

## 5.1 Microhypervisor

#### 5.1.1 ELF Image Loading

The bootloader must load the NOVA microhypervisor into physical memory according to the physical addresses (PhysAddr) and memory sizes (MemSiz) of all loadable (PT\_LOAD) program segments defined in the NOVA microhypervisor ELF image. The following is an example:

```
readelf -1 hypervisor.elf
Elf file type is EXEC (Executable file)
Entry point 0x48000000
```

There are 2 program headers, starting at offset 64

#### Program Headers:

T	0.00+	17.5 A -J -J	Dhua Adda
Type	Offset	VirtAddr	PhysAddr
	FileSiz	MemSiz	Flags Align
LOAD	0x000000000000000b0	0x0000000048000000	0x0000000048000000
	0x0000000000000268	0x0000000000001000	RWE 0x8
LOAD	0x000000000000000000000000000000000000	0x0000ff8000001000	0x0000000048001000
	0x000000000000000e960	0x00000000000fff000	RWF 0x800

If the physical address range defined in the ELF image is suboptimal for a particular platform, the bootloader may optionally shift all loadable program segments lower or higher in physical memory, by applying an offset, subject to the following constraints:

- The same offset must be applied to each loadable program segment and to the entry point.
- The offset must be a multiple of 2 MiB, i.e. PhysAddr<sub>NEW</sub> = PhysAddr<sub>ELF</sub>  $\pm$  n  $\times$  2 MiB.
- The entire physical memory region occupied by the NOVA microhypervisor must be RAM.

After loading the NOVA microhypervisor into physical memory, the bootloader must invoke the entry point of the ELF image with architecture-specific preconditions (ARM, x86).

#### 5.1.2 Platform Resource Access

Possession of a PD Object Capability (CAP<sub>OBJpD</sub>) for PD<sub>NOVA</sub> allows the caller to invoke the ctrl\_pd hypercall to take resources from the NOVA Protection Domain and grant them to another Protection Domain.

The following capabilities can be taken from the NOVA Protection Domain (PD<sub>NOVA</sub>):

#### **Physical Memory**

{ PD<sub>NOVA</sub>, SEL<sub>MEM</sub> 0...PHYS<sub>NUM</sub>-1 } refer to CAP<sub>MEM</sub> for page frames in physical memory, where PHYS<sub>NUM</sub> is the number of page frames supported by the platform. Physical memory regions protected by the NOVA microhypervisor (ARM, x86) cannot be taken.

#### **Interrupt Semaphores**

{  $PD_{NOVA}$ ,  $SEL_{OBJ}$  1024...1024+INT<sub>NUM</sub>-1 } refer to  $CAP_{OBJ_{SM}}$  for interrupt semaphores, where INT<sub>NUM</sub> is the number of supported interrupts, as conveyed by the HIP. These capabilities can be used with the assign\_int and ctrl\_sm hypercalls.

#### **Console Signaling Semaphore**

{  $PD_{NOVA}$ ,  $SEL_{OBJ}$   $SEL_{NUM}-1$  } refers to a  $CAP_{OBJ_{SM}}$  for the signaling semaphore of the NOVA memory-buffer console. This capability can be used with the  $ctrl\_sm$  hypercall.

#### 5.2 Root Protection Domain

After the NOVA microhypervisor has initialized the system, it creates the following initial kernel objects:

- PD<sub>ROOT</sub> the Root Protection Domain
- EC<sub>ROOT</sub> the Root Execution Context (executing in PD<sub>ROOT</sub>)
- SC<sub>ROOT</sub> the Root Scheduling Context (bound to EC<sub>ROOT</sub>)

The Root Protection Domain (PD<sub>ROOT</sub>) is responsible for bootstrapping the other components of the user-mode framework by creating additional kernel objects, loading additional images, assigning resources, etc.

#### 5.2.1 Initial Configuration

Prior to invoking the entry point of the Root Protection Domain ( $PD_{ROOT}$ ) ELF image, using the Root Execution Context ( $EC_{ROOT}$ ), the NOVA microhypervisor sets up  $PD_{ROOT}$  as follows.

#### 5.2.1.1 Object Space

The object space contains the following initial capabilities:

```
• { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-1 } refers to a PD Object Capability (CAP<sub>OBJ<sub>PD</sub></sub>) for PD<sub>NOVA</sub>.
```

- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-2 } refers to a PD Object Capability (CAP<sub>OBJpp</sub>) for PD<sub>ROOT</sub>.
- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-3 } refers to a EC Object Capability (CAP<sub>OBJEC</sub>) for EC<sub>ROOT</sub>.
- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-4 } refers to a SC Object Capability (CAP<sub>OBJ<sub>SC</sub></sub>) for SC<sub>ROOT</sub>.

All other {  $PD_{ROOT}$ ,  $SEL_{OBJ}$  } refer to a Null Capability (CAP<sub>0</sub>).

The value of SEL<sub>NUM</sub> is conveyed in the Hypervisor Information Page (HIP).

#### 5.2.1.2 Memory Space

#### **ELF Program Segments**

The microhypervisor maps the root protection domain into virtual memory according to the virtual addresses (VirtAddr) and memory sizes (MemSiz) of all loadable (PT\_LOAD) program segments defined in the root protection domain ELF image.

#### **Hypervisor Information Page**

The microhypervisor maps the Hypervisor Information Page (HIP) into the memory space 4 KiB below the end of user-accessible virtual memory. The virtual address of the HIP is passed to EC<sub>ROOT</sub> during startup.


#### **UTCB**

The microhypervisor maps the User Thread Control Block of EC<sub>ROOT</sub> into the memory space 4 KiB below the address of the HIP.

All other {  $PD_{ROOT}$ ,  $SEL_{MEM}$  } refer to a Null Capability (CAP<sub>0</sub>).

## 5.3 Hypervisor Information Page

The Hypervisor Information Page (HIP) conveys information about the platform and configuration to the Root Protection Domain (PD<sub>ROOT</sub>) and has the following layout:



All HIP fields are unsigned values, unless stated otherwise, and have the following meaning:

#### **Signature**

The value 0x41564f4e identifies the NOVA microhypervisor.

#### Checksum

The checksum is valid if 16bit-wise addition of the entire HIP contents produces a value of 0.

#### Length

Length of the entire HIP in bytes.

#### **NOVA Start/End Address**

Physical start and end address of the NOVA microhypervisor image.

#### **MBUF Start/End Address**

Physical start and end address of the memory buffer console region (see C.1).

#### **ROOT Start/End Address**

Physical start and end address of the root protection domain image.

#### **ACPI RSDP Address**

#### **UEFI Memory Map Address**

Physical address of the **UEFI** Memory Map (**0**xffffffffffffffff if not present).

#### **UEFI Memory Map Size**

Total size of the **UEFI** Memory Map (**0** if not present).

#### **UEFI Desc Size**

**UEFI** Memory Descriptor Size (0 if not present).

#### **UEFI Desc Version**

**UEFI** Memory Descriptor Version (0 if not present).

#### **Timer Frequency**

Timer tick frequency in Hz.

#### **SEL<sub>NUM</sub>**

Total number of capability selectors in each object space.

#### SEL<sub>HST/ARCH</sub>

Number of capability selectors required for handling architectual host events. (ARM, x86)

#### SEL<sub>HST/NOVA</sub>

Number of additional capability selectors required for handling microhypervisor host events. (ARM, x86)

#### SEL<sub>GST/ARCH</sub>

Number of capability selectors required for handling architectual guest events. (ARM, x86)

#### SEL<sub>GST/NOVA</sub>

Number of additional capability selectors required for handling microhypervisor guest events. (ARM, x86)

#### $CPU_{NUM}$

Total number of CPUs that are online.

#### $INT_{NUM}$

Total number of interrupts that can be used via interrupt semaphores.

#### **Features**

Supported platform features.

#### **Architecture-Dependent**

Architecture-dependent part. (ARM, x86)

# Part IV Application Binary Interface

# 6 ABI aarch64

#### 6.1 Boot State

#### **6.1.1 NOVA Microhypervisor**

The bootloader must set up the CPU register state according to one of the launch types listed below when it transfers control to the NOVA microhypervisor. Furthermore, the following preconditions must be satisfied:

- The CPU must execute in EL2 (hypervisor mode) or in EL3 (monitor mode).
- Paging (MMU) must be disabled (SCTLR\_ELx.M=0) or must use an identity (1:1) mapping.
- Interrupts must be disabled (PSTATE.DAIF=0b1111).
- The physical memory region occupied by the microhypervisor image must be clean to the PoC.
- All DMA activity targeting the physical memory region occupied by the microhypervisor must be quiesced. That physical memory region should also be protected against DMA accesses on systems with an SMMU.

#### 6.1.1.1 Multiboot v2 Launch

Only this launch type supports 64-bit UEFI platforms.

Register	Value / Description
IP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
X0	Multiboot v2 magic value (0x36d76289) [7]
X1	Physical address of the Multiboot v2 information structure [7]
0ther	~

The NOVA microhypervisor consumes the following multiboot tags, if present: 1, 3, 12, 20.

#### 6.1.1.2 Multiboot v1 Launch

Register	Value / Description		
IP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point		
X0	Multiboot v1 magic value (0x2badb002) [6]		
X1	Physical address of the Multiboot v1 information structure [6]		
Other	~		

The NOVA microhypervisor consumes the following multiboot flags, if present: 2, 3.

#### 6.1.1.3 Legacy Launch

Register	Value / Description		
IP	IP Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point		
X0	X0 Physical address of the Flattened Device Tree [5] (FDT) for the system <sup>†</sup>		
X1	Physical address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image		
Other	~		

<sup>&</sup>lt;sup>†</sup>Due to its alignment constraint, a valid FDT address will never be equal to a Multiboot magic value.

#### 6.1.2 Root Protection Domain

The NOVA microhypervisor sets up the CPU register state as follows when it transfers control to the Root Execution Context ( $EC_{ROOT}$ ):

Register	Value / Description		
IP	Virtual address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image entry point		
SP	SP Virtual address of the Hypervisor Information Page (HIP)		
X0	X0 at boot time †		
X1	X1 at boot time †		
X2	X2 at boot time †		
Other	~		



<sup>&</sup>lt;sup>†</sup>The register contains the preserved original value from the point when control was transferred from the bootloader to the microhypervisor.

## 6.2 Physical Memory

#### 6.2.1 Memory Map

The Root Protection Domain (PD<sub>ROOT</sub>) can obtain a list of available/reserved memory regions as follows:

- On platforms using Unified Extensible Firmware Interface [11], by parsing the UEFI memory map.
- On platforms using Flattened Device Tree [5], by parsing the FDT.

#### 6.2.2 Protected Regions

The following regions of physical memory are protected by the NOVA microhypervisor and are therefore inaccessible to user-mode applications:

- Physical memory occupied by the NOVA microhypervisor (conveyed via HIP).
- Physical memory occupied by GICD, GICR, GICC, GICH devices (conveyed via FDT).
- Physical memory occupied by SMMU devices (conveyed via FDT).

## **6.3 Virtual Memory**

The accessible virtual memory range for user-mode applications is 0 - 0x7fffffffff.

#### 6.3.1 Cacheability Attributes

Encoding	$\mathbf{ATTR}_{\mathbf{CA}}$	Description
0x0	DEV	Device
0x1	$DEV_{-}E$	Device, Early Ack
0x2	$DEV\_RE$	Device, Early Ack, Reordering
0x3	$DEV\_GRE$	Device, Early Ack, Reordering, Gathering
0x4	-	reserved
0x5	$MEM_NC$	Memory, Inner/Outer Non-Cacheable
<b>0</b> x6	$\mathtt{MEM}_{-}\mathtt{WT}$	Memory, Inner/Outer Write-Through
0x7	MEM_WB	Memory, Inner/Outer Write-Back

Please refer to [3] for details on the architectural behavior.

## 6.3.2 Shareability Attributes

Encoding	ATTR <sub>SH</sub>	Description
0x0	NONE	Not Shareable
0x1	-	reserved
0x2	OUTER	Outer Shareable
0x3	INNER	Inner Shareable

Please refer to [3] for details on the architectural behavior.

## 6.4 Event-Specific Capability Selectors

For the delivery of exception/intercept messages, the microhypervisor performs an implicit portal traversal.

The selector for the destination portal ( $SEL_{OBJ}$ ) is determined by adding the exception/intercept number to  $SEL_{EVT}$  of the affected execution context and that selector must refer to a PT Object Capability ( $CAP_{OBJ_{PT}}$ ).

#### 6.4.1 Architectural Events

SEL <sub>OBJ</sub>	Exception / Intercept	SEL <sub>OBJ</sub>	Exception / Intercept
SEL <sub>EVT</sub> + 0x0	Unknown Reason	SEL <sub>EVT</sub> + 0x20	Instruction Abort (lower EL)
$SEL_{EVT} + 0x1$	Trapped WFI or WFE	$SEL_{EVT} + 0x21$	Instruction Abort (same EL)*
$SEL_{EVT} + 0x2$	reserved	$SEL_{EVT} + 0x22$	PC Alignment Fault
$SEL_{EVT} + 0x3$	Trapped MCR or MRC	$SEL_{EVT} + 0x23$	reserved
$SEL_{EVT} + 0x4$	Trapped MCRR or MRRC	$SEL_{EVT} + 0x24$	Data Abort (lower EL)
$SEL_{EVT} + 0x5$	Trapped MCR or MRC	$SEL_{EVT} + 0x25$	Data Abort (same EL)*
$SEL_{EVT} + 0x6$	Trapped LDC or STC	$SEL_{EVT} + 0x26$	SP Alignment Fault
$SEL_{EVT} + 0x7$	SVE, SIMD, FPU	$SEL_{EVT} + 0x27$	reserved
$SEL_{EVT} + 0x8$	Trapped VMRS Access	$SEL_{EVT} + 0x28$	Trapped FPU (AArch32)
$SEL_{EVT} + 0x9$	Trapped PAuth Instruction	$SEL_{EVT} + 0x29$	reserved
$SEL_{EVT} + 0xa$	reserved	$SEL_{EVT} + 0x2a$	reserved
$SEL_{EVT} + 0xb$	reserved	$SEL_{EVT} + 0x2b$	reserved
$SEL_{EVT} + 0xc$	Trapped MRRC	$\frac{SEL_{EVT}}{} + 0x2c$	Trapped FPU (AArch64)
$SEL_{EVT} + 0xd$	Branch Target Exception	$SEL_{EVT} + 0x2d$	reserved
$SEL_{EVT} + 0xe$	Illegal Execution State	$SEL_{EVT} + 0x2e$	reserved
$SEL_{EVT} + 0xf$	reserved	$SEL_{EVT} + 0x2f$	SError
$\frac{SEL_{EVT}}{} + 0x10$	reserved	$SEL_{EVT} + 0x30$	Breakpoint (lower EL)
$SEL_{EVT} + 0x11$	SVC (from AArch32 State)	$SEL_{EVT} + 0x31$	Breakpoint (same EL)*
$\frac{SEL_{EVT}}{} + 0x12$	HVC (from AArch32 State)	$SEL_{EVT} + 0x32$	Software Step (lower EL)
$\frac{SEL_{EVT}}{} + 0x13$	SMC (from AArch32 State)	$SEL_{EVT} + 0x33$	Software Step (same EL)*
$\frac{SEL_{EVT}}{} + 0x14$	reserved	$SEL_{EVT} + 0x34$	Watchpoint (lower EL)
$SEL_{EVT} + 0x15$	SVC (from AArch64 State)*	$SEL_{EVT} + 0x35$	Watchpoint (same EL)*
$SEL_{EVT} + 0x16$	HVC (from AArch64 State)	$SEL_{EVT} + 0x36$	reserved
$SEL_{EVT} + 0x17$	SMC (from AArch64 State)	$SEL_{EVT} + 0x37$	reserved
$SEL_{EVT} + 0x18$	Trapped MSR or MRS	$SEL_{EVT} + 0x38$	BKPT (AArch32)
$SEL_{EVT} + 0x19$	Trapped SVE	$SEL_{EVT} + 0x39$	reserved
$SEL_{EVT} + 0x1a$	Trapped ERET	$SEL_{EVT} + 0x3a$	Vector Catch (AArch32)
$SEL_{EVT} + 0x1b$	reserved	$SEL_{EVT} + 0x3b$	reserved
$SEL_{EVT} + 0x1c$	PAuth Instruction Failure	$SEL_{EVT} + 0x3c$	BRK (AArch64)
$SEL_{EVT} + 0x1d$	reserved	$SEL_{EVT} + 0x3d$	reserved
$SEL_{EVT} + 0x1e$	reserved	$SEL_{EVT} + 0x3e$	reserved
$SEL_{EVT} + 0x1f$	reserved	$SEL_{EVT} + 0x3f$	reserved

Please refer to [3] for more details on each of these events.

#### 6.4.2 Microhypervisor Events

SEL <sub>OBJ</sub>	Event
SEL <sub>EVT</sub> + SEL <sub>ARCH</sub> + 0x0	Startup
$SEL_{EVT} + SEL_{ARCH} + 0x1$	Recall
$SEL_{EVT} + SEL_{ARCH} + 0x2$	Virtual Timer

The value of SEL<sub>ARCH</sub> depends on the origin of the event:

- SEL<sub>ARCH</sub> = SEL<sub>HST/ARCH</sub> (0x40) for events that occurred in the host.
- $SEL_{ARCH} = SEL_{GST/ARCH}$  (0x40) for events that occurred in the guest.

<sup>\*</sup>These events may be handled by the microhypervisor, in which case they will not cause portal traversals.

# 6.5 Architecture-Dependent Structures

## 6.5.1 Hypervisor Information Page

63	48 47	32 31	16 15	5	0 +Length
	~		CTX <sub>NUM</sub>	$SMG_{NUM}$	Arch+0x00
63	48 47	32 31	16 1:	5	0

## $\text{SMG}_{\text{NUM}}$

Number of SMMU stream mapping groups.

#### **CTX**<sub>NIIM</sub>

Number of SMMU translation contexts.




## 6.5.2 User Thread Control Block

-		VMCR	ELRSR	+0x2d0	)
AP1R3	AP1R2	AP1R1	AP1R0	+0x2c0 +0x2c0	
AP0R3	AP0R2	APOR1	AP0R0	+0x2b0	
LR	15	LR	14	+0x2a0	
LR	13	LR	12	+0x290	
LR	11	LR	10	+0x280	GIC
LF	R9	LF	18	+0x270	
LF	R7	LF	R6	+0x260	
LF	R5	LF	R4	+0x250	
LF	₹3	LF	22	+0x240	
LF	R1	LF	10	+0x230	)
CNTVO	FF_EL2	CNTKC	TL_EL1	+0x220	$_{\text{TMR}}$
CNTV_C	TL_EL0	CNTV_CV	AL_ELO	+0x210	) Tivin
-	-	HPFAI	R_EL2	+0x200	)
FAR.	EL2	ESR.	EL2	+0x1f0	
SPSR	EL2	ELR	EL2	+0x1e0	EL2
VMPID	R_EL2	VPIDE	R_EL2	+0x1d0	
HCRX	EL2	HCR.	EL2	+0x1c0	j
-	-	MDSCI	R_EL1	+0x1b0	)
SCTLI	R_EL1	VBAR	EL1	+0x1a0	
AMAII	R_EL1	MAIR	_EL1	+0x190	
TCR.	EL1	TTBR1_EL1		+0x180	
TTBRO	0_EL1	AFSR1_EL1		+0x170	EL1
AFSRO	0_EL1	FAR.	FAR_EL1		
ESR.	EL1	SPSR		+0x150	
ELR.		CONTEXT		+0x140	
TPIDI	R_EL1	SP_1		+0x130	)
-	-	IFSR	DACR	+0x120	A32
SPSR_und	SPSR_irq	SPSR_fiq	SPSR_abt	+0x110	)
TPIDRI		TPIDE		+0x100	
SP		X30		+0x0f0	
XZ		X2	+0x0e0		
XZ		X2	+0x0d0		
XZ		X2	+0x0c0		
X2		X2	+0x0b0		
X2		X20			
X1		X18			
X1		X16			EL0
X1		X14			
X1		X12			
X1		X10			
X		X8			
X		X6			
X		X4			
X		X2 X0			
ı <b>Y</b>	1	1 X	N	+0x000	,

## 6.5.3 Message Transfer Descriptor

The Message Transfer Descriptor (MTD), which controls the subset of the architectural state transferred during exceptions and intercepts, as described in Section 3.4.2, has the following layout:



Each MTD bit controls the transfer of the listed architectural state to/from the respective fields in the UTCB (6.5.2) as follows:

- State with access r can be read from the architectural state into the UTCB.
- State with access w can be written from the UTCB into the architectural state.

MTD Bit	Access	<b>Host Exception State</b>	Guest Intercept State
POISON	W	Kills the EC	Kills the EC
$ICI^{\dagger}$	W	Invalidates the entire I-Cache	Invalidates the entire I-Cache
GPR	rw	X0 X30	X0 X30
EL0_SP	rw	SP_EL0	SP_EL0
EL0_IDR	rw	TPIDR_EL0, TPIDRRO_EL0	TPIDR_EL0, TPIDRRO_EL0
A32_SPSR	rw	-	SPSR_ABT, SPSR_FIQ, SPSR_IRQ, SPSR_UND
A32_DACR_IFSR	rw	-	DACR, IFSR
EL1_SP	rw	-	SP_EL1
EL1_IDR	rw	-	TPIDR_EL1, CONTEXTIDR_EL1
EL1_ELR_SPSR	rw	-	ELR_EL1, SPSR_EL1
EL1_ESR_FAR	rw	-	ESR_EL1, FAR_EL1
EL1_AFSR	rw	-	AFSR0_EL1, AFSR1_EL1
$EL1_{-}TTBR$	rw	-	TTBR0_EL1, TTBR1_EL1
EL1_TCR	rw	-	TCR_EL1
EL1_MAIR	rw	-	MAIR_EL1, AMAIR_EL1
EL1_VBAR	rw	-	VBAR_EL1
EL1_SCTLR	rw	-	SCTLR_EL1
EL1_MDSCR	rw	-	MDSCR_EL1
EL2_HCR	rw	-	HCR_EL2, HCRX_EL2
EL2_IDR	rw	-	<pre>VPIDR_EL2, VMPIDR_EL2</pre>
EL2_ELR_SPSR	rw	ELR_EL2, SPSR_EL2	ELR_EL2, SPSR_EL2
EL2_ESR_FAR	r	ESR_EL2, FAR_EL2	ESR_EL2, FAR_EL2
EL2_HPFAR	r	_	HPFAR_EL2
TMR			CNTV_CVAL_ELO, CNTV_CTL_ELO
ITIK	rw	_	CNTKCTL_EL1, CNTVOFF_EL2
GIC	rw		LRO LR15, APxRO APxR3
GTC.	r	_	ELRSR, VMCR

<sup>†</sup>Only affects a VIPT instruction cache of the local core. Has no effect on PIPT instruction caches, data caches, or caches of other cores.

## 6.6 Calling Convention

The following pages describes the calling convention for each hypercall. An execution context calls into the microhypervisor by loading the hypercall identifier and other parameters into the specified processor registers and then executes the svc #0 instruction [3].

The hypercall identifier consists of the hypercall number and hypercall-specific flags, as illustrated in Figure 6.1.



Figure 6.1: Hypercall Identifier

The status code returned from a hypercall has the format shown in Figure 6.2.



Figure 6.2: Status Code

The assignment of hypercall parameters to general-purpose registers is shown on the left side; the contents of the registers after the hypercall is shown on the right side.

#### **IPC Call**

$$\begin{array}{c|cccc} pt_{[63-8]} \ hypercall_{[7-0]} & \textbf{X0} & & & \textbf{ipc\_call} \\ & mtd_{[31-0]} & \textbf{X1} & & & \textbf{X1} \\ & & & & & & \textbf{IP} & & \textbf{IP} & \textbf{IP+4} \end{array}$$

#### **IPC Reply**

#### **Create Protection Domain**

#### **Create Execution Context**

#### **Create Scheduling Context**

#### **Create Portal**

#### **Create Semaphore**

#### **Control Protection Domain**


#### **Control Execution Context**

#### **Control Scheduling Context**


#### **Control Portal**

#### **Control Semaphore**

#### **Assign Interrupt**



#### **Assign Device**



## 6.7 Supplementary Functionality

This section describes functions that do **not** conform to the calling convention for hypercalls. Because these functions cannot perform capability-based access control, their invocation is restricted to the Root Protection Domain (PD<sub>ROOT</sub>). Invocation of these functions from any other Protection Domain generates an exception.

#### **Secure Monitor Call**

This call is proxy-filtered by the microhypervisor. If the function parameter indicates an **atomic SIP service call**, then the microhypervisor issues the corresponding SMC to the platform firmware on behalf of the caller. Otherwise this function generates an exception. Register allocation conforms to the ARM SMCCC [2].

		proxy_smc		
function[31-0]	X0	<u>→</u>	X0	~
_	X1		X1	~
_	X2		X2	~
_	Х3		Х3	~
_	X4		X4	~
_	X5		X5	~
_	Х6		Х6	~
_	X7		X7	~
_	X8		X8	~
_	Х9		Х9	~
_	X10		X10	~
_	X11		X11	~
_	X12		X12	~
_	X13		X13	~
_	X14		X14	~
_	X15		X15	~
_	X16		X16	~
_	X17		X17	~
_	IP	svc #1	IP	IP+4

## 7 ABI x86-64

## 7.1 Boot State

#### 7.1.1 NOVA Microhypervisor

The bootloader must set up the CPU register state according to one of the launch types listed below when it transfers control to the NOVA microhypervisor. Furthermore, the following preconditions must be satisfied:

- The CPU state must conform to a machine state defined in the Multiboot Specification v2 [7] or v1 [6].
- All DMA activity targeting the physical memory region occupied by the microhypervisor must be quiesced. That physical memory region should also be protected against DMA accesses on systems with an IOMMU.

#### 7.1.1.1 Multiboot v2 Launch

Only this launch type supports 64-bit **UEFI** platforms.

Register	Value / Description
EIP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
EAX	Multiboot v2 magic value (0x36d76289) [7]
EBX	Physical address of the Multiboot v2 information structure [7]
Other	~

The NOVA microhypervisor consumes the following multiboot tags, if present: 1, 3, 12, 20.

#### 7.1.1.2 Multiboot v1 Launch

Register	Value / Description
EIP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
EAX	Multiboot v1 magic value (0x2badb002) [6]
EBX	Physical address of the Multiboot v1 information structure [6]
Other	~

The NOVA microhypervisor consumes the following multiboot flags, if present: 2, 3.

#### 7.1.2 Root Protection Domain

The NOVA microhypervisor sets up the CPU register state as follows when it transfers control to the Root Execution Context ( $EC_{ROOT}$ ):

Register	Value / Description
RIP	Virtual address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image entry point
RSP	Virtual address of the Hypervisor Information Page (HIP)
RDI	EAX at boot time †
RSI	EBX at boot time †
Other	~

<sup>†</sup>The register contains the preserved original value from the point when control was transferred from the bootloader to the microhypervisor.

## 7.2 Physical Memory

#### 7.2.1 Memory Map

The Root Protection Domain (PD<sub>ROOT</sub>) can obtain a list of available/reserved memory regions as follows:

- On platforms using Multiboot v2 (UEFI boot services enabled), by parsing the UEFI memory map [11].
- On platforms using Multiboot v2, by parsing the Multiboot v2 memory map [7].
- On platforms using Multiboot v1, by parsing the Multiboot v1 memory map [6].

#### 7.2.2 Protected Regions

The following regions of physical memory are protected by the NOVA microhypervisor and are therefore inaccessible to user-mode applications:

- Physical memory occupied by the NOVA microhypervisor (conveyed via HIP).
- Physical memory occupied by Local APIC and I/O APIC devices (conveyed via ACPI MADT).
- Physical memory occupied by IOMMU devices (conveyed via ACPI DMAR).
- Physical memory occupied by firmware runtime services (conveyed via UEFI memory map).

## 7.3 Virtual Memory

The accessible virtual memory range for user-mode applications is 0-0x7ffffffffff.

#### 7.3.1 Cacheability Attributes

Encoding	$ATTR_{CA}$	Description
0x0	WB	Write Back
0x1	WT	Write Through
0x2	WC	Write Combining
0x3	UC	Strong Uncacheable
0x4	WP	Write Protected

Please refer to [1, 4] for details on the architectural behavior.

## 7.3.2 Shareability Attributes

Encoding	ATTR <sub>SH</sub>	Description
0x0	UNUSED	Always use this value

## 7.4 Event-Specific Capability Selectors

For the delivery of exception/intercept messages, the microhypervisor performs an implicit portal traversal.

The selector for the destination portal ( $SEL_{OBJ}$ ) is determined by adding the exception/intercept number to  $SEL_{EVT}$  of the affected execution context and that selector must refer to a PT Object Capability ( $CAP_{OBJ_{PT}}$ ).

#### 7.4.1 Architectural Events

#### **Host Exceptions**

SEL <sub>OBJ</sub>	Exception	SEL <sub>OBJ</sub>	Exception
SEL <sub>EVT</sub> + 0x0	#DE	SEL <sub>EVT</sub> + 0x10	#MF
$SEL_{EVT} + 0x1$	#DB	$SEL_{EVT} + 0x11$	#AC
$SEL_{EVT} + 0x2$	reserved	$SEL_{EVT} + 0x12$	#MC*
$SEL_{EVT} + 0x3$	#BP	$SEL_{EVT} + 0x13$	#XM
$SEL_{EVT} + 0x4$	#OF	$SEL_{EVT} + 0x14$	#VE
$SEL_{EVT} + 0x5$	#BR	$SEL_{EVT} + 0x15$	#CP
$SEL_{EVT} + 0x6$	#UD	$SEL_{EVT} + 0x16$	reserved
$SEL_{EVT} + 0x7$	#NM*	$SEL_{EVT} + 0x17$	reserved
$SEL_{EVT} + 0x8$	#DF*	$SEL_{EVT} + 0x18$	reserved
$SEL_{EVT} + 0x9$	reserved	$SEL_{EVT} + 0x19$	reserved
$SEL_{EVT} + 0xa$	#TS*	$SEL_{EVT} + 0x1a$	reserved
$SEL_{EVT} + 0xb$	#NP	$SEL_{EVT} + 0x1b$	reserved
$SEL_{EVT} + 0xc$	#SS	$SEL_{EVT} + 0x1c$	reserved
$SEL_{EVT} + 0xd$	#GP	$SEL_{EVT} + 0x1d$	reserved
$SEL_{EVT} + 0xe$	#PF	$SEL_{EVT} + 0x1e$	reserved
$SEL_{EVT} + 0xf$	reserved	SEL <sub>EVT</sub> + 0x1f	reserved

<sup>\*</sup>These events may be handled by the microhypervisor, in which case they will not cause portal traversals.

<sup>&</sup>lt;sup>†</sup>These events may be force-enabled by the microhypervisor, in which case they will cause portal traversals.

#### **Guest Intercepts (VMX)**

SEL <sub>OBJ</sub>	Intercept	SEL <sub>OBJ</sub>	Intercept
SEL <sub>EVT</sub> + 0x0	Exception or NMI*	SEL <sub>EVT</sub> + 0x28	PAUSE
$SEL_{EVT} + 0x1$	External Interrupt*	$\frac{SEL_{EVT}}{} + 0x29$	VM Entry Failure (MCE)
$SEL_{EVT} + 0x2$	Triple Fault <sup>†</sup>	$SEL_{EVT} + 0x2a$	reserved
$SEL_{EVT} + 0x3$	INIT <sup>†</sup>	$SEL_{EVT} + 0x2b$	TPR Below Threshold
$SEL_{EVT} + 0x4$	SIPI <sup>†</sup>	$SEL_{EVT} + 0x2c$	APIC Access
$SEL_{EVT} + 0x5$	I/O SMI	$SEL_{EVT} + 0x2d$	Virtualized EOI
$SEL_{EVT} + 0x6$	Other SMI	$SEL_{EVT} + 0x2e$	GDTR/IDTR Access
$SEL_{EVT} + 0x7$	Interrupt Window	$SEL_{EVT} + 0x2f$	LDTR/TR Access
$SEL_{EVT} + 0x8$	NMI Window	$SEL_{EVT} + 0x30$	EPT Violation <sup>†</sup>
$SEL_{EVT} + 0x9$	Task Switch <sup>†</sup>	$SEL_{EVT} + 0x31$	EPT Misconfiguration
$SEL_{EVT} + 0xa$	CPUID <sup>†</sup>	$SEL_{EVT} + 0x32$	INVEPT
$SEL_{EVT} + 0xb$	GETSEC <sup>†</sup>	$SEL_{EVT} + 0x33$	RDTSCP
$SEL_{EVT} + 0xc$	HLT <sup>†</sup>	$SEL_{EVT} + 0x34$	Preemption Timer
$SEL_{EVT} + 0xd$	INVD <sup>†</sup>	$SEL_{EVT} + 0x35$	INVVPID
$SEL_{EVT} + 0xe$	INVLPG*	$SEL_{EVT} + 0x36$	WBINVD, WBNOINVD
$SEL_{EVT} + 0xf$	RDPMC	$SEL_{EVT} + 0x37$	XSETBV
$SEL_{EVT} + 0x10$	RDTSC	$SEL_{EVT} + 0x38$	APIC Write
$SEL_{EVT} + 0x11$	RSM	$\frac{SEL_{EVT}}{} + 0x39$	RDRAND
$SEL_{EVT} + 0x12$	VMCALL	$SEL_{EVT} + 0x3a$	INVPCID
$SEL_{EVT} + 0x13$	VMCLEAR	$SEL_{EVT} + 0x3b$	VMFUNC
$SEL_{EVT} + 0x14$	VMLAUNCH	$SEL_{EVT} + 0x3c$	ENCLS
$SEL_{EVT} + 0x15$	VMPTRLD	$SEL_{EVT} + 0x3d$	RDSEED
$SEL_{EVT} + 0x16$	VMPTRST	$SEL_{EVT} + 0x3e$	PML Log Full
$SEL_{EVT} + 0x17$	VMREAD	SEL <sub>EVT</sub> + 0x3f	XSAVES
$SEL_{EVT} + 0x18$	VMRESUME	$\frac{SEL_{EVT}}{} + 0x40$	XRSTORS
$SEL_{EVT} + 0x19$	VMWRITE	$\frac{SEL_{EVT}}{} + 0x41$	reserved
$SEL_{EVT} + 0x1a$	VMXOFF	$SEL_{EVT} + 0x42$	SPP Miss / Misconfiguration
$SEL_{EVT} + 0x1b$	VMXON	SEL <sub>EVT</sub> + 0x43	UMWAIT
$SEL_{EVT} + 0x1c$	CR Access*	$SEL_{EVT} + 0x44$	TPAUSE
$SEL_{EVT} + 0x1d$	DR Access	$SEL_{EVT} + 0x45$	LOADIWKEY
$SEL_{EVT} + 0x1e$	I/O Access <sup>†</sup>	$SEL_{EVT} + 0x46$	reserved
$SEL_{EVT} + 0x1f$	RDMSR <sup>†</sup>	$SEL_{EVT} + 0x47$	reserved
$SEL_{EVT} + 0x20$	WRMSR <sup>†</sup>	$SEL_{EVT} + 0x48$	ENQCMD PASID Failure
$SEL_{EVT} + 0x21$	VM Entry Failure (State) <sup>†</sup>	$SEL_{EVT} + 0x49$	ENQCMDS PASID Failure
$SEL_{EVT} + 0x22$	VM Entry Failure (MSR)	$SEL_{EVT} + 0x4a$	Bus Lock
$SEL_{EVT} + 0x23$	reserved	$SEL_{EVT} + 0x4b$	Notify Window
$\frac{SEL_{EVT}}{} + 0x24$	MWAIT	$SEL_{EVT} + 0x4c$	SEAMCALL
$SEL_{EVT} + 0x25$	MTF	$SEL_{EVT} + 0x4d$	TDCALL
$SEL_{EVT} + 0x26$	reserved	$SEL_{EVT} + 0x4e$	reserved
$SEL_{EVT} + 0x27$	MONITOR	SEL <sub>EVT</sub> + 0x4f	reserved

Please refer to [4] for more details on each of these events.

## 7.4.2 Microhypervisor Events

SEL <sub>OBJ</sub>	Event
SEL <sub>EVT</sub> + SEL <sub>ARCH</sub> + 0x0	Startup
$SEL_{EVT} + SEL_{ARCH} + 0x1$	Recall

The value of SEL<sub>ARCH</sub> depends on the origin of the event:

- $SEL_{ARCH} = SEL_{HST/ARCH}$  (0x20) for events that occurred in the host.
- $SEL_{ARCH} = SEL_{GST/ARCH}$  (0x100) for events that occurred in the guest.

# 7.5 Architecture-Dependent Structures

## 7.5.1 Hypervisor Information Page

The architecture-dependent **HIP** structure is empty.

## 7.5.2 User Thread Control Block

	-	IA32_KERN	EL_GS_BASE			
IA32_	FMASK	IA32_LSTAR				
IA32.	_STAR	IA32_EFER				
IA32	_PAT	IA32_SYS	ENTER_EIP			
IA32_SYSE	ENTER_ESP	IA32_SYS	ENTER_CS			
DI	R7	CI	R8			
CF	R4	CI	R3			
CI	₹2	CI	RO .			
PDP	TE3	PDP	TE2			
PDP	TE1	PDP	TE0			
Base	IDTR	Limit IDTR		-		
Base	GDTR	Limit GDTR		-		
Base	LDTR	Limit LDTR	AR LDTR*	SEL LDTR		
Base	e TR	Limit TR	AR TR*	SEL TR		
Base	e GS	Limit GS	AR GS*	SEL GS		
Base	e FS	Limit FS	AR FS*	SEL FS		
Base	e ES	Limit ES	AR ES*	SEL ES		
Base	e DS	Limit DS	AR DS*	SEL DS		
Base	e SS	Limit SS	AR SS*	SEL SS		
Base	e CS	Limit CS	AR CS*	SEL CS		
Injection Error	Injection Info <sup>†</sup>	Activity	Interrup	tibility		
2nd Exit Qu	alification	1st Exit Qualification				
3rd Exec Controls	2nd Exec Controls	1st Exec Controls	Instructi	on Length		
RIP		RFLAGS				
R15		R14				
R13		R12				
R11		R10				
R9		R8				
R7	(RDI)	R6 (RSI)				
R5	(RBP)	R4 (RSP)				
R3	(RBX)	R2 (RDX)				
R1	(RCX)	R0	(RAX)			

<sup>\*</sup>See Section 7.5.2.1 for encoding details. †See Section 7.5.2.2 for encoding details.

## 7.5.2.1 Encoding: Segment Access Rights

	~	U	G	D/B	L	AVL	P	DI	PL	S		Type	
		12	11	10	9	8	7	6	5	4	3		0
	Field			Desc	riptio	n							
	U			0 = S	egmei	nt Usal	ole			_			
U				1 = Segment Unusable									
	G			Gran	ularity	•							
	D/B			0 = 16-bit segment					_				
				1 = 32-bit segment									
	L			64-bit mode active (CS only)									
	AVL			Available for use by system software									
_	P			Segment Present									
_	DPL			Descriptor Privilege Level									
	 S			0 = S	ystem					_			
	3			1 = 0	Code o	r Data							

Segment Type


## 7.5.2.2 Encoding: Injection Information

Type

V	~	N I E Type Vector					
31		13 12 11 10 8 7 0					
Field	Description						
V	0 = Fields E,	, Type, Vector are invalid					
V	1 = Fields E,	, Type, Vector are valid					
N	0 = Do not r	equest an NMI window					
IN	1 = Request	an NMI window					
т	0 = Do not r	equest an interrupt window					
T	1 = Request	1 = Request an interrupt window					
E	deliver the error code from the UTCB Injection Error field						
L	1 = Deliver	1 = Deliver the error code from the UTCB Injection Error field					
	0 = External	Interrupt					
	2 = Non-Ma	skable Interrupt					
Type	3 = Hardwar	1					
Турс	4 = Software	e Interrupt					
	5 = Privilege	ed Software Exception					
	6 = Software	e Exception					
	7 = Other Ev	7 = Other Event (not delivered through IDT)					
Vector	IDT Vector of	IDT Vector of Interrupt or Exception					

## 7.5.3 Message Transfer Descriptor

The Message Transfer Descriptor (MTD), which controls the subset of the architectural state transferred during exceptions and intercepts, as described in Section 3.4.2, has the following layout:



Each MTD bit controls the transfer of the listed architectural state to/from the respective fields in the UTCB (7.5.2) as follows:

- State with access r can be read from the architectural state into the UTCB.
- State with access w can be written from the UTCB into the architectural state.

MTD Bit	Access	<b>Host Exception State</b>	Guest Intercept State
POISON	W	Kills the EC	Kills the EC
GPR <sub>0-7</sub>	rw	R0 R7	R0 R7
$GPR_{8-15}$	rw	R8 R15	R8 R15
RFLAGS	rw	RFLAGS*	RFLAGS
RIP	rw	RIP	RIP, Instruction Length
CTRL	W	-	Execution Controls
QUAL	r	Exit Qualifications <sup>†</sup>	Exit Qualifications
STA	rw	_	Interruptibility State, Activity State
INJ	rw	_	Injection Info, Injection Error
CS/SS	rw	-	CS, SS (Selector, Base, Limit, AR)
DS/ES	rw	-	DS, ES (Selector, Base, Limit, AR)
FS/GS	rw	-	FS, GS (Selector, Base, Limit, AR)
TR	rw	-	TR (Selector, Base, Limit, AR)
LDTR	rw	-	LDTR (Selector, Base, Limit, AR)
GDTR	rw	-	GDTR (Base, Limit)
IDTR	rw	-	IDTR (Base, Limit)
PDPTE	rw	-	PDPTE0 PDPTE3
CR	rw	-	CR0, CR2, CR3, CR4, CR8
DR	rw	- 6	DR7
SYSENTER	rw		IA32_SYSENTER_{CS,ESP,EIP}
PAT	rw	-	IA32_PAT
EFER	rw	<b>)</b> -	IA32_EFER
SYSCALL	rw	_	IA32_{STAR,LSTAR,FMASK}
$KERNEL_GS$	rw	_	IA32_KERNEL_GS_BASE

<sup>\*</sup>Only the arithmetic flags are writable.

<sup>&</sup>lt;sup>†</sup>The 1st exit qualification contains the exception error code. The 2nd exit qualification contains the fault address.

## 7.6 Calling Convention

The following pages describes the calling convention for each hypercall. An execution context calls into the microhypervisor by loading the hypercall identifier and other parameters into the specified processor registers and then executes the syscall instruction [1, 4].

The hypercall identifier consists of the hypercall number and hypercall-specific flags, as illustrated in Figure 7.1.



Figure 7.1: Hypercall Identifier

The status code returned from a hypercall has the format shown in Figure 7.2.






Figure 7.2: Status Code

The assignment of hypercall parameters to general-purpose registers is shown on the left side; the contents of the registers after the hypercall is shown on the right side.


#### **IPC Call**




#### **IPC Reply**




#### **Create Protection Domain**




#### **Create Execution Context**




#### **Create Scheduling Context**




#### **Create Portal**



#### **Create Semaphore**




#### **Control Protection Domain**




#### **Control Execution Context**


#### **Control Scheduling Context**




#### **Control Portal**




#### **Control Semaphore**



#### **Assign Interrupt**



#### **Assign Device**



# A Acronyms

ACPI Advanced Configuration and Power Interface [12]

ATTR<sub>CA</sub> Cacheability Attribute (ARM, x86)
ATTR<sub>SH</sub> Shareability Attribute (ARM, x86)

**BDF** PCI Bus:Device:Function

**CAP** Capability

CAP<sub>0</sub> **Null Capability**  $CAP_{MEM}$ Memory Capability MSR Capability  $CAP_{MSR}$ **CAP**<sub>OBJ</sub> **Object Capability**  $CAP_{OBJ_{PD}}$ PD Object Capability  $CAP_{OBJ_{EC}}$ **EC** Object Capability  $\textbf{CAP}_{\textbf{OBJ}_{SC}}$ SC Object Capability PT Object Capability  $CAP_{OBJ_{PT}}$ **SM** Object Capability  $CAP_{OBJ_{SM}}$ I/O Port Capability  $CAP_{PIO}$ CPU Central Processing Unit

EC Execution Context

ECCUIRRENT Current Execution Context

EC<sub>ROOT</sub> Current Execution Context

**ELF** Executable and Linkable Format [10]

Direct Memory Access

FDT Flattened Device Tree [5]
FPU Floating Point Unit

HIP Hypervisor Information Page

IP Instruction Pointer

IPC Inter-Process Communication
MSI Message Signaled Interrupt [8]

MSR Model-Specific Register
MTD Message Transfer Descriptor

PCI Peripheral Component Interconnect [8]

PD Protection Domain

PD<sub>CURRENT</sub> Current Protection Domain
PD<sub>NOVA</sub> NOVA Protection Domain
PD<sub>ROOT</sub> Root Protection Domain

PID Portal Identifier

PT Portal

SC Scheduling Context

DMA

SC<sub>CURRENT</sub> Current Scheduling Context
SC<sub>ROOT</sub> Root Scheduling Context
SEL Capability Selector

SEL<sub>EVT</sub> Event Selector Base

SEL<sub>MEM</sub> Memory Capability Selector
SEL<sub>MSR</sub> MSR Capability Selector
SEL<sub>OBJ</sub> Object Capability Selector
SEL<sub>PIO</sub> I/O Port Capability Selector

SID Stream Identifier
SM Semaphore

SMMU System Memory Management Unit

SP Stack Pointer

SPC<sub>MEM</sub> Memory Space

SPC<sub>MSR</sub> MSR Space

SPC<sub>OBJ</sub> Object Space

SPC<sub>PIO</sub> I/O Port Space

TYPE<sub>SPC</sub> Space Type

TYPE<sub>TBL</sub> Table Type

**UEFI** Unified Extensible Firmware Interface [11]

UTCB User Thread Control Block

VMM Virtual-Machine Monitor

ipc\_callipc\_replyHypercall (ARM, x86): IPC CallHypercall (ARM, x86): IPC Reply

create\_pd Hypercall (ARM, x86): Create Protection Domain
 create\_ec Hypercall (ARM, x86): Create Execution Context
 create\_sc Hypercall (ARM, x86): Create Scheduling Context

create\_pt Hypercall (ARM, x86): Create Portal
create\_sm Hypercall (ARM, x86): Create Semaphore

ctrl\_pdHypercall (ARM, x86): Control Protection Domainctrl\_ecHypercall (ARM, x86): Control Execution Contextctrl\_scHypercall (ARM, x86): Control Scheduling Context

ctrl\_pt Hypercall (ARM, x86): Control Portal
ctrl\_sm Hypercall (ARM, x86): Control Semaphore

ctrl hw Hypercall: Control Hardware

assign\_int Hypercall (ARM, x86): Assign Interrupt assign\_dev Hypercall (ARM, x86): Assign Device


# **B** Bibliography

- [1] AMD64 Architecture Programmer's Manual Volume 2: System Programming. Advanced Micro Devices, 2020. URL https://developer.amd.com/resources/developer-guides-manuals. Document Number: 24593. 48, 54
- [2] ARM SMC Calling Convention. ARM Limited, 2020. URL https://developer.arm.com/documentation/den0028/. Document Number: DEN0028. 46
- [3] ARM Architecture Reference Manual ARMv8, for ARMv8-A Architecture Profile. ARM Limited, 2021. URL https://developer.arm.com/documentation/ddi0487/. Document Number: DDI0487. 39, 40, 44
- [4] Intel 64 and IA-32 Architectures Software Developer's Manual, Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D and 4. Intel Corporation, 2020. URL https://software.intel.com/en-us/articles/intel-sdm. Document Number: 325462. 48, 50, 54
- [5] Devicetree Specification. Linaro Limited, 2020. URL https://www.devicetree.org/specifications. Version 0.3. 37, 39, 58
- [6] Yoshinori K. Okuji, Bryan Ford, Erich Stefan Boleyn, and Kunihiro Ishiguro. The Multiboot Specification, 2010. URL https://www.gnu.org/software/grub/manual/multiboot/multiboot.pdf. Version 0.6.96. 37, 47, 48
- [7] Yoshinori K. Okuji, Bryan Ford, Erich Stefan Boleyn, Kunihiro Ishiguro, Vladimir Serbinenko, and Daniel Kiper. *The Multiboot2 Specification*, 2016. URL https://www.gnu.org/software/grub/manual/multiboot2/multiboot.pdf. Version 2.0. 37, 47, 48
- [8] *PCI Local Bus Specification*. PCI-SIG, 2004. URL https://pcisig.com/specifications. Revision 3.0. 58
- [9] Udo Steinberg and Bernhard Kauer. NOVA: A Microhypervisor-Based Secure Virtualization Architecture. In *Proceedings of the 5th ACM SIGOPS/EuroSys European Conference on Computer Systems*, pages 209–222. ACM, 2010. ISBN 978-1-60558-577-2. URL https://doi.acm.org/10.1145/1755913.1755935. 2
- [10] Executable and Linking Format (ELF) Specification. TIS Committee, 1995. URL https://refspecs.linuxbase.org/elf/elf.pdf. Version 1.2. 58
- [11] Unified Extensible Firmware Interface (UEFI) Specification. UEFI Forum, Inc., 2019. URL https://uefi.org/specifications. Version 2.8. 39, 48, 59
- [12] Advanced Configuration and Power Interface (ACPI) Specification. UEFI Forum, Inc., 2021. URL https://uefi.org/specifications. Version 6.4. 58

## C Console

## C.1 Memory-Buffer Console

The NOVA microhypervisor implements a memory-buffer console that provides run-time debug output. The memory-buffer console consists of a signaling semaphore (see 5.1.2) and an in-memory data structure with a header and a buffer as follows:



The start address and end address of the memory-buffer console are conveyed in the HIP.

The buffer size (N characters) can be computed as:

The fields of the header are used as follows:

- RdIdx ranges from 0 ... N-1.
   It points to the next character in the buffer that the console consumer will read and is typically advanced by the console consumer.
- WrIdx ranges from 0 ... N-1.
   It points to the next character in the buffer that the NOVA microhypervisor will write and is only advanced by the NOVA microhypervisor.
- The buffer is empty if RdIdx is equal to WrIdx.
- Otherwise Wrldx is ahead of Rdldx, wrapping around the buffer size N accordingly, i.e. character N+x will be stored in the same buffer slot as character x.
- If the buffer becomes full, the NOVA microhypervisor advances RdIdx, forcing the oldest character to be discarded from the buffer.
- At the end of each line, the NOVA microhypervisor invokes ctrl\_sm (Up) on the signaling semaphore. The console consumer should use ctrl\_sm (Down) on the signaling semaphore instead of polling WrIdx.

#### C.2 UART Console

Additionally several different UART consoles can be used to provide boot-time-only debug output of the microhypervisor. UART consoles should be configured for 115200 baud and 8N1 mode.

# **D** Download

The source code of the NOVA microhypervisor and the latest version of this document can be downloaded from GitHub.

https://github.com/udosteinberg/NOVA

