

# Contents

<b>Overview</b>	<b>2</b>
<b>Hardware</b>	<b>2</b>
Basic setup . . . . .	2
IO Bus . . . . .	2
Expanding ROM . . . . .	3
Mb interrupts here . . . . .	3
Expanding RAM . . . . .	3
Handling Interrupts . . . . .	4
Devices description . . . . .	4
Peripheral Example . . . . .	4
Utility Devices . . . . .	7
ROM Controller . . . . .	7
RAM Controller . . . . .	12
Interrupt Arbiter . . . . .	12
Interrupt Enable Buffer . . . . .	12
Address Decoder . . . . .	12
Dynamic Interrupt Controller . . . . .	12
IO Register . . . . .	12
IO Hex Display Controller . . . . .	12
IO Seven Segment Display Controller . . . . .	12
IO Hardware Stack ? . . . . .	12
IO Random Number Generator . . . . .	12
Display Controller . . . . .	12
Joystick Controller . . . . .	15
Keypad Controller . . . . .	16
Terminal Controller . . . . .	18
<b>Software</b>	<b>18</b>
cocomake . . . . .	20
VS Code Integration . . . . .	20
<b>Demonstration</b>	<b>21</b>
Scheme Overview . . . . .	21
Code Overview . . . . .	21
<b>Conclusion</b>	<b>21</b>
Universal Modular Platform based on Cdm-8 processor	
Platform Description	

## Overview

In our project we decided to build a universal platform that can be used for different purposes.

## Hardware

In this section we will describe hardware part of this platform.

### Basic setup

The bare minimum for this platform is cdm8 cpu, address decoder rom and ram




Figure 1: Minimal setup

### IO Bus

To communicate with devices we need to define what IO bus looks like.




Figure 2: IO Bus

Bus lines:

- **Data** - processor data bus
- **IO Address** - lower 4 bits of processor address bus, generated by **Address decoder**
- **IO Select** - generated by **Address decoder**
- **Read/Write** - processor r/w' signal
- **Clock** - system clock signal

## Expanding ROM

If we need more program memory we can use ROM controller to get more address space with memmory paging technique.

We take **Address Out** signal of **ROM Controller** and connect it as higher bits of ROM's address input.




Figure 3: ROM chip with expanded address

*scheme here*

*image here*

**Mb interrupts here**

## Expanding RAM

If we need more RAM we can use similar technique. The difference is that we divide RAM address space into two halves - lower half is global and upper half is paged.

**RAM Controller** forms expanded address for RAM chip.

*scheme here*

*image here*

## Handling Interrupts

**Without ROM Controller** In Cdm8 in harvard setup interrupt vectors are located in in upper 16 bytes of program memory and therefore these vectors are constant.

In our platform you can use it as is or connect Dynamic Interrupt Controller which allows you to change these vectors by masking their addresses with external registers.

But this device is incompatible with ROM controller

**With ROM Controller** ROM Controller takes part in interrupt handling process - when interrupt occurs controller changes memory page to one that is specified on corresponding controller pins.

The easiest way to specify page to handle interrupts is to connect a constant to these pins, however in this case you cannot change it.

Better solution is to connect a register to bus and its output to ISR Page pins. In that case you can set page dynamically in runtime.

## Devices description

In this block we will describe each device more precisely.

### Peripheral Example

Most of devices connect to IO bus and therefore have similar block and signals that are used to communicate with the bus.

*images with description*

- **Select** - high when someone 'talks' to device, IO selected and IO address is the same as device address.

Of course, address decoding typically implemented through **AND** gates, but there we decided to replace it with **logisim**'s comparator to have an ability to conveniently set the address of devices. (perf)

- **General bus signals** - pins for corresponding bus signals
- **Device data bus** - pins that connect to data bus. Signals **Write** and **Read** are also generated here. They show whether we writing to this device or reading from it.

Typically, devices have general signals on their's north side and data bus pins on west side.




Figure 4: Forming of Select signal




Figure 5: General bus singals




Figure 6: Device data bus




Figure 7: Connecting device to IO bus

## Utility Devices

The some utility devices.




Figure 8: Utility Devices

- Front Detectors - two types of regular front detectors with shorter and longer pulse time.
- 8-OR - Fancy 8 input OR gate.

## ROM Controller

This controller is used to work with memory banks. It handles bank switching. Moreover it takes part in interrupt handling, when interrupt occurs, controller switches bank to one that specified on **ISR Bank** input.

When jumping to bank, it saves current bank, it gives ability to jump to bank and then return from it just like regular **jsr** and **rts**. Moreover it supports recursive calls.

- Programmer can switch between banks by writing a number N in range 0x00-0x7F. Then controller will switch to bank N.
- By writing 0x80 or 0x81 we can return from bank.
- 0x80 is used to return from bank in general.
- 0x81 is used to return from bank and restore registers.
- If we read from it we get current bank.

To perform a jump you need to specify bank and address in this bank to jump to.

In this example we jump to bank 2 address 0x00:

```
ldi r0, 0xF0 # Let controller be on address 0xF0
ldi r1, 0x02 # Jump to bank 2
```




Figure 9: Jumping to banks



```

st r0, r1    # Write command to controller
jsr 0x00     # Jump some address in target block

```

In this example we return from bank:

```

ldi r0, 0xF0 # Let controller be on address 0xF0
ldi r1, 0x80 # "Return" command
st r0, r1    # Write command to controller
rts          # Return from function

```

In this example we return from ISR and restore registers:

**# Beginning of ISR**

```

pushall      # Save registers

```

**# Some code...**

```

ldi r0, 0xF0 # Let controller be on address 0xF0
ldi r1, 0x81 # "Return and restore" command
st r0, r1    # Write command to controller
popall       # Restore registers
rti          # Return from ISR

```

(It switches banks by forming high part of address.)

S1 - memory chip that together with counter C1 forms stack, so we can perform push and pop.

R1 - intermediate register that stores byte (command) that was written.

The heart of this device is **Sequencer**. It is used to execute commands. C2 is a counter that outputs current phase, its output is connected to decoder to convert binary number to separate signal representing phases. D3 - trigger that enables counter.

Delay chain is another important block of this device. It delays the pulse that starts **Sequencer** by certain amount of clock cycles.

D1 - trigger that indicates that device is handling interrupt.

D2 - trigger that indicates that device is executing some command, its /Q output is connected to IR Enable output to disable interrupts while we performing a jump.

*How it works...*

**Executing a command (jump to bank, return):**

- When processor writes a command: command is present in R1, Write\_Clock is high, rti, pop, push signals are decoded.



- **Write\_Clock** sets D2 high and so disables interrupts
- **Write\_Clock** starts a **Delay chain**, a pulse travels through **Delay chain** and then sets D3 high and so enables **Sequencer**.
- **Sequencer** execute some commands depending on task and then resets and disables itself and enables interrupts.

#### Handling an interrupt:

- When processor starts handling an interrupt, **IAck** goes high.
- **IAck** sets D3 high enabling sequencer and sets D1 high.
- IR switches S1 data bus to **ISR Bank** input, setting target bank to bank with ISR's.
- Then, regular 'jump to bank N' command is executed.

#### Commands:

*'jump to bank N':*

Command will look like number in range 0x00-0x7F, so general view is 0b0nnnnnnn, where nnnnnnn is target bank number in binary

- **rti** is low, **pop** is low, **push** is high
- **inc** - increment C1
- **store** - write R1 to S1 at address in C1
- Then, 0b0nnnnnnn is present on **Address Out** and these are higher bits of ROM address

*'return from bank':*

Command is 0x80 or 0b10000000.

- **rti** is low, **pop** is high, **push** is low
- **dec** - decrement C1
- Then, previous bank number is present on **Address Out**

*'return from bank and restore registers':*

Command is 0x81 or 0b10000001.

- The same as in regular 'return from bank', but **rti** is high.
- **rti** switches multiplexer and sequencer start a couple of clock cycles later. That gives processor time to perform **popall** instruction.

All timings in clock-perfect amd were calculated for cdm8 mark 5.

*maybe timing diagram*

**RAM Controller**

**Interrupt Arbiter**

**Interrupt Enable Buffer**

**Address Decoder**

**Dynamic Interrupt Controller**

**IO Register**

**IO Hex Display Controller**

**IO Seven Segment Display Controller**

**IO Hardware Stack ?**

**IO Random Number Generator**

**Display Controller**

This controller is used to drive logisim's 32x32 pixel LED matrix (*mode 3 - "Select Rows/Columns"*).

It has monochrome and color versions.




Figure 11: Monochrome Display Controller Connection

We can write bytes to it and thus send data or commands. If we read from it,

we get last command or data written.

**Available commands:**

- Write a pixel at (X, Y)
- Write a block of pixels at (X, Y)
- Clear screen and then write a pixel at (X, Y)
- Clear screen and then write a block of pixels at (X, Y)
- Clear screen

You can send either a data byte or a command byte.

**Data** byte looks like this: `0b0ddddddd`

- Its most significant bit is zero, it indicates that it is data byte.
- ddddddd - 7-bit data word (X, Y, Pattern/Mask).

**Command** byte looks like this: `0b11wctxbgr`

- Its most significant bit is one, it indicates that it is command byte.
- 1 - block, if zero - print single pixel, if one - block of pixels.
- w - write, if zero - don't print anything, if one - print something.
- c - clear, if zero - don't clear screen, if one - clear screen before other actions.
- x - not used
- b - blue component
- g - green component
- r - red component

Color components are 1-bit so we get 3-bit color and thus we can have up to 8 colors (*black is also a color, it is coded 0b00000000*).

In monochrome mode only **r** component is used, it defines whether pixel is on or off.

**Command examples:**

- `0b10010000` - clear screen
- `0b10100001` - write red pixel
- `0b11100010` - write block of green pixels
- `0b10110100` - clear display and then write blue pixel
- `0b11110001` - clear display and then write block of red pixels

**How to send commands:**

- To perform **clear** command we just send one byte with command itself.

- To perform **single pixel write** commands (*including ones with clear*) we need to send three bytes: first byte is **X**, second byte is **Y**, third byte is command itself.
- To perform **block pixel write** commands (*including ones with clear*) we need to send four bytes: first byte is **mask**, second byte is **X**, third byte is **Y**, fourth byte is command itself.

(0, 0) is in the lower left corner

#### Code samples:

In this example we print green pixel at (10, 15):

```
ldi r0, 10          # X
ldi r1, 15          # Y
ldi r2, 0xF6        # Controller address
ldi r3, 0b10100010 # Print green pixel command

st r2, r0           # Write X
st r2, r1           # Write Y
st r2, r3           # Write Command
```

In this example we clear screen and then print block of red pixels at (6, 5):

```
ldi r0, 6           # X
ldi r1, 5           # Y
ldi r2, 0xF6        # Controller address
ldi r3, 0x55        # Mask (0b01010101)

st r2, r3           # Write Mask
st r2, r0           # Write X
st r2, r1           # Write Y

ldi r3, 0b11110001 # Clear screen and print
                   # a block of green pixels

st r2, r3           # Write Command
```

In this example we simply clear screen:

```
ldi r2, 0xF6        # Controller address
ldi r3, 0b10010000 # Clear screen command

st r2, r3           # Write command

**IMAGESSS**
```

## Joystick Controller

The diagram shows a rectangular connector with five pins. The leftmost pin is labeled "To joystick". The other four pins are grouped under the label "To bus". The pins are color-coded: the first pin is red, the second is blue, the third is black, the fourth is blue, and the fifth is black.

Additional pins:

- It just connects 4-bit X and Y pins to data bus.

15




Figure 14: Joystick controller internals

### Keypad Controller

This controller can drive up to 8 buttons. It can be used in polling mode or through interrupts.




Figure 15: Keypad controller connection

Additional pins:

- IRQ (north) - interrupt request line for this device, active when some buttons are pressed
- Button pins (south) - 8 pins for buttons

It has 8 D-triggers each connected to a bit in a data bus. Buttons asynchronously set corresponding triggers. Triggers are reset on falling edge of **Read** signal (which is **rd/wr'** AND **Select**).

So, when reading from it, processor gets a byte that contains information about buttons that were pressed in the past (If some bit is 1, then corresponding button was pressed). After reading, all triggers are reset.






Figure 16: Keypad controller

Moreover, if all triggers were zero and some button is pressed then a pulse occurs at IRQ output triggering interrupt.

### Terminal Controller

This controller is used to drive terminal and keyboard.




Figure 17: Terminal Controller Connection

Additional pins:

- Terminal/Keyboard pins (south) - pins that connect to terminal and keyboard

This controller basically just connects terminal and keyboard to bus in a way that when writing, 7 bits of data (as ASCII symbol) goes to the terminal and last bit of data AND Write forms Terminal Clear signal. That means that we can write a character to terminal as well as clear it by sending 0x80.

When reading keyboard buffer connects to 7 bits of data bus and Keyboard Available goes to the last bit of data bus. That helps to read out a whole buffer. Just read from this device while data is not equal to 0x80.

This device supports interrupts. If keyboard buffer was empty and then there was some input, a pulse occurs on IRQ.

## Software

In this part we will describe software part of this platform.

As we use more than 256 bytes of program memory and need to work with a lot of code default development tool (CocoIDE) is very uncomfortable to use and that's why we developed some tools to make software development process easier.




Figure 18: Terminal Controller

## cocomake

The main application that does hard work is cocomake. It is an incremental build system desined to work with multifile projects.

It is incremental, so only modified files get recompiled. That makes compiling much faster.

There, one bank(module) is one translation unit. Each file is compiled to an 256 byte image and then theese 256 byte images glued together to produce one big image that you load straight in logisim.




Figure 19: cocomake

So, you can have one big project with a lot of files spanning to many modules and you just execute one command and get your project compiled in one image.

## VS Code Integration

For the text editor we decided to use VS Code as it is free modern software with a lot of customization options via extensions.

To make support for cdm8 assembler we developed an extension to VS Code that adds syntax highlighting for assembly and c preprocessor directives as well as code snippets.

## Demonstration

In this section we will describe out demonstation setup.

## Scheme Overview

*image*

We use this this this

## Code Overview

We set up cocomake like this ...

*code samples*

## Conclusion

idk