






































MEMORY MAP (U6 74HCT151, S2:S0 = A19:A17, E# = IO/M)
  00000h–1FFFFh I0 = GND: off (motherboard RAM)
  20000h–3FFFFh I1 = SEL128: JP1 fitted = on (128K motherboard),
                 JP1 open = off (256K motherboard)
  40000h–DFFFFh I2–I6 = +5V: on
  E0000h–FFFFFh I7 = GND: off
U1 used as 1Mx8: LB#/UB# select the byte lane from A19
  (LB# = A19, UB# = A19_N; I/O8–15 = D0..D7, I/O0–7 = D7..D0)
U5 data transceiver: DIR = /RD (H = A–>B write, L = B–>A read),
  OE# = DOE_N = (/RD AND /WR) OR CE5_N
Bus side (BA*, BD*, ALE, BRD_N, BWR_N, IOM) is 5 V; SRAM side is 3.3 V

gen_sch.py (edablock SchBuilder) – do not hand-edit
RAM only; 1 MB SRAM (512Kx16 used as 1Mx8) behind 5V/3.3V translators

Sheet: /
File: Victor9000-RAM-r2.kicad_sch

Title: Victor 9000 RAM Expansion r2

Size: A3	Date: 2026-10-02	**Rev: r2**
KiCad E.D.A. 10.0.6		Id: 1/1