

Lab 3 Revisited


Zener diodes






Lab 3 Revisited

- Voltage regulators
- 555 timers









Figure by MIT OpenCourseWare.

Closet Light Timer



Digital Circuits

- Real world analog signals have noise unavoidable.
- Digital circuits offers better noise immunity.
- Use voltage to represent "0" and "1"
 - Avoid forbidden voltage zone.
 - Make standards tighter for output than for inputs.
- Data (HCMOS family): 0 (low), 1 (high)
 - Input voltage low: 0.0 0.7v
 - Input voltage high: >2.0V
 - Output low: <0.4v</p>
 - Output high: >3.98v


Digital Circuits

HCMOS 1 (high)

- Output high: >3.98v
- Input voltage high: >2.0V

HCMOS 0 (low)

- Output low: <0.4v</p>
- Input voltage
 low: 0.0 0.7v



6.091 IAP 2008 Lecture 4

Power Requirements

 The following power supplies are common for analog and digital circuits:

```
+5v for digital circuits,
+15v, -15v for analog,
-5v, +12v, -12v also used
+3.3
```

Other voltages generally derived.





Boolean Algebra

$$A B = A \& B$$

$$\overline{A}$$
 = Inverse of A

$$\overline{A} B = Inverse of [A&B]$$

DeMorgan's Law


$$\overline{A} B = \overline{A} + \overline{B}$$

$$\overline{A + B} = \overline{A} \& \overline{B}$$

Digital System Implementation


- Start with AND, OR, NOR, NAND gates and add more complex building blocks: registers, counters, shift registers, multiplexers. Wire up design. High manufacturing cost, low fix costs. Examples 74LS, 74HC series IC
- For volume production, move to PALs, FPGAs, ASICs. Low manufacturing cost, high fix costs.

Basic Gates



74LS00 NAND Gate

Dual-In-Line Package




This device contains four independent gates each of which performs the logic NAND function.

Figure by MIT OpenCourseWare, adapted from the National Semiconductor 54LS00 datasheet.

74LS02 NOR Gate

Dual-In-Line Package




This device contains four independent gates each of which performs the logic NOR function.

Figure by MIT OpenCourseWare, adapted from the National Semiconductor 54LS02 datasheet.

74LS08 AND Gate

Dual-In-Line Package




This device contains four independent gates each of which performs the logic AND function.

Figure by MIT OpenCourseWare, adapted from the National Semiconductor 54LS08 datasheet.

74LS151 8-1 Multiplexer

Dual-in-line Package



	Inp				
Select			Strobe	Outputs	
С	В	Α	S	Υ	W
$X \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup \sqcup$	X L H H L H	X L H L H L	H L L L L L L L	D0 D1 D2 D3 D4 D5 D6 D7	H D0 D1 D2 D3 D4 D5 D6 D7


H = High Level, L = Low Level, X = Don't CareD0, D1_D7 = Level of the Respective D Input

Figures by MIT OpenCourseWare.


Building Logic

 From basic gates, we can build other functions: Exclusive


OR Gate




X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0



74LS86 Exclusive OR



74LS74 D Flip Flop



Note both Q and Qbar

Inputs				Outputs	
PR	CLR	CLK	D	Q	Q
L	Н	X	X	н	L
H	L	X	X	L	н
L	L	X	X	H*	H*
H	Н	1	н	Н	L
H	Н	1	L	L	Н
H	Н	L	X	Q ₀	\overline{Q}_0


H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

1 = Positive-going Transition


Reprinted with permission of National Semiconductor Corporation.




This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (high) level.

Counters

- Ripple carry
 - Previous stage used to clock next bit;
- B₁ B₀ 0 0 0 1 1 0



- Synchronous
 - Same clock used for each bit



Power connections not shown


6.091 IAP 2008 Lecture 4


Building a Synchronous Counter

 All bits clock on the same clock signal.


 Next count based on current count.

Power connections not shown






Shift Register



74LS175 4 Bit Shift Register

74LS175



Clock and Clear are common for all FF. The D FF will store the state of their individual D inputs on the LOW to HIGH Clock transition, causing the individual Q and Q to follow.

A LOW input on the Clear will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs.

Binary Numbers


- MSB Most Significant Bit
- LSB Least
 Significant Bit
- Let's build an adder: A+B=S where A,B,S are m bits wide:

A: $A_m A_{m-1} ... A_1 A_0$

Dec	Binary	Hex	Dec	Binary	Hex
0	0000	0	8	1000	8
1	0001	1	9	1001	9
2	0010	2	10	1010	Α
3	0011	3	11	1011	В
4	0100	4	12	1100	С
5	0101	5	13	1101	D
6	0110	6	14	1110	Е
7	0111	7	15	1111	F

Binary Adder – mth bit

C _{in}	Α	В	Sum	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Sum =

 $C_{out} =$


Signed Numbers – Twos Complement


- Positive Number: MSB=0
- Negative Number: MSB=1
- 4 Bit example
- Simple addition & subtraction
- Most common notation

MSB			LSB	Decimal
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	-8
1	0	0	1	-7
1	0	1	0	-6
1	0	1	1	-5
1	1	0	0	-4
1	1	0	1	-3
1	1	1	0	-2
1	1	1	1	-1


Propagation Delays

- All digital logic have propagation delay
- Typical discrete logic gate propagation delay ~10ns






Lab Exercise Ring Oscillator




6.091 IAP 2008 Lecture 4


Lab Exercise 4 Bit Counter – Logic Analyzer



Lab Exercise Ramp Generator




RAMP Generator Output



R-2R Theory

- For linear circuits, superposition applies. Calculate contribute of bit n by setting all other inputs to zero.
- Equivalent resistance looking left or right is R ohms!
- Use Thevenin equivalent to show division by 2ⁿ




DA Summary

- Output from digital to analog conversion are discrete levels.
- More bits means better resolution.
- An example of DA conversion
 - Current audio CD's have 16 bit resolution or 65,536 possible output levels
 - New DVD audio samples at 192 khz with 24 bit resolution or $2^{24} = 16,777,216$

Analog to Digital Conversion (ADC)

- Successive approximate conversion steps
 - Scale the input to 0-3 volts (example)
 - Sample and hold the input
 - Internally generate and star case ramp and compare
- Flash Compare
 - Compare voltage to one of 2ⁿ possible voltage levels.
 8 bit ADC would have 255 comparators.
- Note that by definition, ADC have quantizing errors (number of bits resolution)

Successive Approximation AD



Serial conversion takes a time equal to $N(t_{D/A} + t_{comp})$

6.111 L14, Fall '05

AD7871



LC²MOS Complete 14-Bit, Sampling ADCs

AD7871/AD7872


FEATURES

Complete Monolithic 14-Bit ADC
2s Complement Coding
Parallel, Byte and Serial Digital Interface
80 dB SNR at 10 kHz Input Frequency
57 ns Data Access Time
Low Power—50 mW typ
83 kSPS Throughput Rate
16-Lead SOIC (AD7872)

APPLICATIONS

Digital Signal Processing High Speed Modems Speech Recognition and Synthesis Spectrum Analysis DSP Servo Control


FUNCTIONAL BLOCK DIAGRAMS




Courtesy of Analog Devices. Used with permission.


Switch Bounce

 All mechanical switches have "switch bounce"





Debounce Circuit



Requires SPDT switch

Lab 4

- Use last three aisles on the left at the end of the 6.111 lab
- Pick up IC's and tools from LA's.
- Return IC's and tools to LA's at the end of the lab

Lab 5

- Design, build and keep the electronics for a digital lock.
- Unlock key based on sequence of 0, 1.



