

Indian Institute of Information Technology Sonepat

Digital System Design Lab (CSL-309) Practical File

Submitted To Dr. Rajiv Verma

Submitted By-Shivansh Joshi

> Branch- CSE Roll No.: 1201042

EXPERIMENT No.07

AIM:

To implement D Flip Flop using VHDL.

CODE:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity D FLIPFLOP SOURCE is
Port (D, CLK, RST: in STD LOGIC;
Q, Qb : out STD_LOGIC);
end D FLIPFLOP SOURCE;
architecture Behavioral of D FLIPFLOP SOURCE is
begin
process (D, CLK, RST)
begin
if (RST = '1') then
Q <= '0';
elsif (rising edge(CLK)) then ---this is for data flip-flop, for delay flip-flop
use negative edge
Q \leq D;
Qb \le not D;
end if;
end process;
```

end Behavioral;

OUTPUT

• When D = 0, Clock = 0, Reset = 0

Jsers/panim/OneDri gnal name	Value					2 -	 10 .	4	8	. 56	 64	 . 72	 - 80	 - 88	 - 96	r
⇒ D	0			 												_
⇒ CLK	0															=
⇒ RST	0															=
⇒ R51	U															=
⇒ Qb	U															_
- 40	+															_
		1														
		1														

• When D = 0, Clock = 1, Reset = 1

gnal name	ive/Desktop/c programs Value					 . 80	 100	 120	 140	 160	 180	
» D	0		•									
⇒ CLK	1											
⇒ RST	1											
- Q	0											
→ Qb	Ü											_
	+											
	- 1											
	- 1											
	- 1											

• When D = 1, Clock = 1, Reset = 0

