
- Compares Two 8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 and 'LS683 have 20-kΩ Pullup Resistors on the Q Inputs
- 'LS686 and 'LS687 . . . New JT and NT 24-Pin, 3000-Mil Packages

TYPE	P=O	P > Ω	OUTPUT	ОИТРИТ	20-k Ω
			ENABLE	CONFIGURATION	PULLUP
'LS682	yes	yes	no	totem-pole	yes
'LS683	yes	yes	no	open-collector	yes
'LS684	yes	yes	no	totem-pole	no
'LS685	yes	yes	no	open-collector	no
'LS686	yes	yes	yes	totem-pole	no
'LS687	yes	yes	yes	open-collector	no
'LS688	yes	no	yes	totem-pole	no
'LS689	yes	no	yes	open-collector	no



SN54LS686, SN54LS687 . . . FK PACKAGE SN74LS686, SN74LS687 . . . FN PACKAGE (TOP VIEW)




NC - No internal connection

SN54LS682 THRU SN54LS685 ... J PACKAGE SN74LS682 THRU SN74LS685 ... DW, J OR N PACKAGE (TOP VIEW)

P> Q	di C	J20	ł Vcc
P0	□ 2	19	P=0
00	[]3	18	Ω7
P1	4	17	P7
Q1] 5	16	06
P2	6	15	P6
02	٦,	14	Q5
P3]8	13	P5
0.3	9	12	Q4
GND	10	11	P4

SN54LS682 THRU SN54LS685 ... FK PACKAGE SN74LS682 THRU SN74LS685 ... FN PACKAGE (TOP VIEW)



\$N54L\$688, \$N54L\$689 ... J PACKAGE \$N74L\$688, \$N74L\$689 ... DW, J OR N PACKAGE (TOP VIEW)

> Ğ [1 U20] Vcc P0 🛮 2 19 P = Q O0 []₃ 18 07 17 Fi P7 α1 [] 5 16 🛮 06 15 P6 14 Q5 P2 6 02 🛮 7 P3 | 8 13 TP5 03 🛚 9 12 04 GND T10 11 **[**] P4

SN54LS688, SN54LS689 . . . FK PACKAGE SN74LS688, SN74LS689 . . . FN PACKAGE (TOP VIEW)

3

TL DEVICES

description


These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide $\overline{P}=\overline{Q}$ outputs and the 'LS682 thru 'LS687 provide $\overline{P}>\overline{Q}$ outputs as well. The 'LS682, 'LS684, 'LS686, and 'LS688 have totem-pole outputs, while the 'LS683, 'LS685, 'LS687, and 'LS689 are collector outputs. The 'LS682 and 'LS683 feature $2O-k\Omega$ pullup termination resistors on the Q inputs for analog or switch data.


FUNCTION TABLE

I f	IPUTS		OUT	UTS
DATA	ENAB	LES		
P, Q	Ğ, G1	G2	P = Q	P > Q
P = Q	L	×	L	Н
P > Q	×	L	н	L
P < Q	×	×	н	Н
P = Q	Н	×	н	Н
P > Q	×	н	н	H
×	н	н	н	Н


- NOTES: 1. The last three lines of the function table applies only to the devices having enable inputs, i.e., 'LS686 thru 'LS689.
 - 2. The P < Q function can be generated by applying the P = Q and P > Q outputs to a 2-input NAND gate.
 - 3. For 'LS686, 'LS687 G1 enables P = Q, and G2 enables

logic symbols






schematics of inputs and outputs






'LS682 thru 'LS685 logic diagram (positive logic)



Pin numbers shown on logic notation are for DW, J or N packages




'LS686, 'LS687 logic diagram (positive logic)



Pin numbers shown on logic notation are for DW, JT, or NT packages.



'LS688, 'LS689 logic diagram (positive logic)



Pin numbers shown on logic notation are for DW, J or N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	7 V
Input voltage: Q inputs of 'LS682 and 'LS683	5.5 V
All other inputs	7 V
Off-state output voltage: 'LS683, 'LS685, 'LS687, 'LS689	
Operating free-air temperature range: SN54LS682 thru SN54LS689	125°C
SN74LS682 thru SN74LS689	570°C
Storage temperature range—65°C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.



TYPES SN54LS682, SN54LS684, SN54LS686, SN54LS688, SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

'LS682, 'LS684, 'LS686, 'LS688

recommended operating conditions

		SN54LS'					
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μΑ
Low-level output current, IQL		_	12	ì		24	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		_		- aunt		SN54L	S'		i′	UNIT	
	PARAMETE	R	TEST COND	ITIONS '	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level inp	ut voltage			1		0.7			0.8	V
V _{T+} - V _{T-}	Hysteresis	P or Q inputs	V _{CC} = MIN			0.4			0.4		V
VIK	Input clamp v	oltage	VCC = MIN,	I _I = -18 mA			-1.5			-1.5	
VOH	High-level out	tput voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} =400 μA	2.5			2.7			V
			V _{CC} = MIN,	1 _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
VOL	Low-level out		V _{IH} = 2 V, V _{IL} = V _{IL} max	1 _{OL} = 24 mA					0.35	0.5	Ľ
	Input current	Q inputs, 'LS682	V _{CC} = MAX,	V ₁ = 5.5 V			0.1			0.1	mA.
11		All other inputs	V _{CC} = MAX,	V1 = 7 V			• • • • • • • • • • • • • • • • • • • •			· · · ·	
Iн	High-level inp		VCC = MAX,	V ₁ = 2.7 V			20			20	μА
1111	Low-level	Q inputs, 'LS682	V _{CC} = MAX,	V ₁ = 0.4 V			-0.4			-0.4	mA
I _{IL}	input current	All other inputs					-0.2			-0.2	1111
I _{OS} §		output current	VCC = MAX,	V _O = 0	-20		-100	-20		-100	mA
		'LS682			L	42	70		42	70	
	Supply	'LS684	L. MAN	Co- Non- 2		40	65	<u> </u>	40	65	mA.
lcc	current	'LS686	V _{CC} = MAX,	See Note 2		44	75		44	75	յ ՝՝՝`
		LS688 LS688				40	€65		40	65	L

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

switching characteristics, VCC = 5 V, TA = 25°C

	FROM	то	TEST CONDITIONS		'LS68	32	'LS684				'L\$68	36	'LS688				UNIT
PARAMETER#	(INPUTS)			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MA	١X	OI4I I
tPLH					13	25		15	25		13	25		18		27	ns
	Р	P = Q			15	25		17	25		20	30		20	_{	30	1 113
tPHL			1		14	25		16	25		13	25		18		27	ĺ
tPLH	a	P = Q	RL = 667 Ω, CL = 45 pF, All other		15	25	_	15	25		21	30		20		30	ns
tPHL		ļ		ļ <u>-</u>			-			 	11	20		12		18	
tPLH	Ğ, Ğ1	P = Q								┢┈	19	30		13		20	ns
tPHL				ļ				22	30	├	19	30					
tPLH	, р	$\overline{P > Q}$	inputs low,	L	20	30											ns
tPHL		1	See Note 3		15			17			15					_	
tPLH	a	P > Q	000 11010	L	21	30	_	24		+	18	30					ns
tPHL.	a PSu	F > U		['	19	30		20	30		19	30					
tPLH			1		_						21	30	Ĺ				ns
tPHL	Ğ2	P > 0	[1				16	25					

[#]tp_H = propagation delay time, low-to-high-level outputs; tp_H = propagation delay time, high-to-low-level output.

NOTE 3: See General Information Section for load circuits and voltage waveforms.



[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured with any \overline{G} inputs grounded, all other inputs at 4.5 V, and all outputs open.

'LS683, 'LS685, 'LS687, 'LS689 recommended operating conditions

ecommended operating conditions		SN54L	S'	1	SN74LS'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5 <u>.5</u>	V
			12			24	mA
Low-level output current, IOL Operating free-air temperature, TA	-55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						SN54LS	S'		SN74LS	i'	UNIT
	PARAMETER	3	TEST COND	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX		
VIH	High-level inpu	it voltage			2			2			V
VIL	Low-level inpu	t voltage					0.7			0.8	
V _{T+} - V _T _	Hysteresis	P or Q inputs	V _{CC} = MIN			0.4			0.4		V
VIK	Input clamp vo	oltage	V _{CC} = MIN,	I ₁ = -18 mA			-1.5			-1.5	V
ОН	High-level out		V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{1H} = 2 V, V _{OH} = 5.5 V			250			100	μА
	DL Low-level output voltage		V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
V _{OL}			V _{1H} = 2 V, V _{1L} = V _{1L} max	I _{OL} = 24 mA					0.35	0.5	V
-	Input current	Q inputs, 'LS683	$V_{CC} = MAX$, $V_I = 5.5 V$				0.1			0.1	mA
11	at maximum input voltage	All other inputs	V _{CC} = MAX,	V ₁ = 7 V		_					
<u>пн</u>	High-level inp	ut current	VCC = MAX,	V _I = 2.7 V			20			20	μА
- IH	Law-level	Q inputs, LS683	1				-0.4			-0.4	-l mA
I _{IL}	input current		V _{CC} = MAX,	$V_1 = 0.4 V$			-0.2			-0.2	L
		'LS683				42	70	ļ	. 42	70	⊣ .
	Supply 'LS685		1	0. 1		40	65		40		⊣ m.A
lcc	Gupp.y	'LS687	V _{CC} = MAX,	See Note 2		44	75	<u> </u>	44	75	_ ∵∵
	Control	'LS689	1			40	65		40	65	<u> </u>

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 2: I_{CC} is measured with any \widetilde{G} inputs grounded, all other inputs at 4.5 V, and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$

	50011	то	TEST CONDITIONS	'LS683		'LS685			'LS687				UNIT			
PARAMETER¶	(INPUTS)			MIN		MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	(INPUIS)	10011017	COMPTITIONS	-	30	45	_	30	45		24	35		24	40	ns
tPLH	Р	P = Q			20	30		19	35	 	20	30	T	22	35	ins in
tPHL			1		24	35	-	24		_	24	35	i —	24	40	
tPLH	α .	$\hat{P} = \hat{Q}$	R _L = 667 Ω,			35		23			20	30		22	35	ns
tPHL.			CL = 45 pF,		23	35			35		21	35		22	35	+
tPLH .	Ğ, Ğ1	P=Q	All other	ļ			<u> </u>				18	30		19	30	-l ns
(PHL	0,01		inputs low,	L_			<u> </u>			₩			<u> </u>	- 15		_
tPLH		P > Q	See Note 3		31	45		32			24		+			⊢ ns
	P	P>u	00011011		17	30		16	35		16	30	+			ļ.—
tPHL			1		30	45		30	45		24	35				ns
tPLH	l a	Q P > Q	Ì		21	30	 	20	35		16	30				
tPHL			-1				+			+	24	35				Ī
tPLH		P > Q									15	30	+ -			ns
tPHL	1 32	1	l	1			<u> </u>									

 $[\]P_{\text{tp}_{LH}}$ = propagation delay time, low-to-high-level output; $\P_{\text{tp}_{LH}}$ = propagation delay time, high-to-low-level output. NOTE 3: See General Information Section for load circuits and voltage waveforms.

