

DESCRIPTION — The SN54LS/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8,4,2,1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54LS/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.

Both circuit types have a Master Reset (\overline{MR}) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (\overline{PL}) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (P_n) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when \overline{PL} is LOW and storing the data when \overline{PL} is HIGH.

- LOW POWER CONSUMPTION TYPICALLY 80 mW
- HIGH COUNTING RATES TYPICALLY 70 MHz
- CHOICE OF COUNTING MODES BCD, BI-QUINARY, BINARY
- ASYNCHRONOUS PRESETTABLE
- ASYNCHRONOUS MASTER RESET
- EASY MULTISTAGE CASCADING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

www.datasheetcatalog.com

PIN NAMES		LOADING	(Note a)
		HIGH	LOW
CPO	Clock (Active LOW Going Edge) Input to Divide-by-Two Section	1.0 U.L.	1.5 U.L.
CP ₁ (LS196)	Clock (Active LOW Going Edge) Input to Divide-by-Five Section	2.0 U.L.	1.75 U.L.
CP ₁ (LS197)	Clock (Active LOW Going Edge) Input to Divide-by-Eight Section	1.0 U.L.	0.8 U.L.
MR	Master Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.
PL	Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.
P ₀ -P ₃	Data Inputs	0.5 U.L.	0.25 U.L.
Q0-Q3	Outputs (Notes b, c)	10 U.L.	5(2.5) U.L.

NOTES:


The second secon

- a. 1 TTL Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c. In addition to loading shown, Q o can also drive CP1.


SN54LS/74LS196 SN54LS/74LS197

4-STAGE PRESETTABLE RIPPLE COUNTERS

LOW POWER SCHOTTKY



CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)


NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



LS196



LS197

V_{CC} = Pin 14 GND = Pin 7 = Pin Numbers

www.datasheetcatalog.com

FUNCTIONAL DESCRIPTION — The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\overline{\text{CP}_0}$ input serves the Q₀ flip-flop in both circuit types while the $\overline{\text{CP}_1}$ input serves the divide-by-five or divide-by-eight section. The Q₀ output is designed and specified to drive the rated fan-out plus the $\overline{\text{CP}_1}$ input. With the input frequency connected to $\overline{\text{CP}_0}$ and Q₀ driving $\overline{\text{CP}_1}$, the LS197 forms a straightforward module-16 counter, with Q₀ the least significant output and Q₃ the most significant output.

The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to $\overline{CP_0}$ and with Q_0 driving $\overline{CP_0}$, the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to $\overline{CP_1}$ and Q_3 driving $\overline{CP_0}$, Q_0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data (P_0 — P_3) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the P_0 inputs will be reflected in the outputs.

	DECADE (NOTE 1)					BI-QUI	NARY (NOTE	E 2)	
COUNT	Ω3	02	Q ₁	Q ₀	COUNT	α ₀	Ω3	02	Q ₁
0	L	L	L	L	0	L	L	L	L
1	L	L	L	н	1	L	L	L	н
2	L	L	н	L	2	L	L	н	L
3	L	L	н	н	3	L	L	н	н
4	L	н	L	L	4	L	н	L	L
5	L	н	L	н	5	н	L	L	L
6	L	н	н	L	6	н	L	L	н
7	L	н	н	н	7	н	L	н	L
8	н	L	L	L	8	н	L	н	н
9	н	L	L	н	9	н	н	L	Ĺ

Figure 2: LS196 COUNT SEQUENCES

NOTES:

- 1. Signal applied to CP₀, Q₀ connected to CP₁.
- Signal applied to CP₁, Q₃ connected to CP₀.

MODE SELECT TABLE

	INPUTS	DECDONICE	
MR	AR PL CP		RESPONSE
L	X	Х	Reset (Clear)
н	L	· ×	Parallel Load
Н	н	7_	Count

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

_ = HIGH to Low Clock Transition

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	PARAMETER		LIMITS			LINITO	TECT CONDITIONS		
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
	54				0.7	\/	Guaranteed Input LOW Voltage		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, III	$_{N} = -18 \text{ mA}$	
Vон	Output HIGH Voltage	54	2.5	3.5		V		H = MAX, VIN = VIH	
• ОП	Output mon voitage	74	2.7	3.5		V	or V _{IL} per Truth Table		
M = .	O	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IL} or V _{IH} per Truth Table	
IН	Input HIGH Current Data, PL MR, CP ₀ (LS196) MR, CP ₀ , CP ₁ (LS197) CP ₁ (LS196) Data, PL MR, CP ₀ (LS196) MR, CP ₀ , CP ₁ (LS197) CP ₁ (LS196)				20 40 40 80	μΑ	V _{CC} = MAX, V	IN = 2.7 V	
117					0.1 0.2 0.2 0.4	mA	V _{CC} = MAX, V	'IN = 7.0 V	
IL	Input LOW Current Data, PL MR CP ₀ CP ₁ (LS196) CP ₁ (LS197)				-0.4 -0.8 -2.4 -2.8 -1.3	mA	V _C C = MAX =	V _{IN} = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V _{CC} = MAX		
lcc	Power Supply Current				27	mA	V _{CC} = MAX		

www.datasheetcatalog.com

AC CHARACTERISTICS: $T_A = 25$ °C

CVAADOL	DADAMETED			LIN	UNITS	TEST CONDITIONS			
SYMBOL	PARAMETER	LS196			LS197			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
fMAX	Maximum Clock Frequency	30	40		30	40		MHz	
^t PLH ^t PHL	CP _O Input to Q _O Output		8.0 13	15 20		8.0 14	15 21	ns	
	CP ₁ Input to Q ₁ Output		16 22	24 33		12 23	19 35	ns	
	CP ₁ Input to Q ₂ Output		38 41	57 62		34 42	51 63	ns	V _{CC} = 5.0 V
^t PLH ^t PHL	CP ₁ Input to Q3 Output		12 30	18 45		55 63	78 95	ns	C _L = 15 pF
^t PLH ^t PHL	Data to Output		20 29	30 44		18 29	27 44	ns	
	PL Input to Any Output		27 30	41 45		26 30	39 45	ns	
tPHL	MR Input to Any Output		34	51		34	51	ns	,

AC SETUP REQUIREMENTS: T_A = 25°C

SYMBOL	DADAMETED			LIN	LINUTC	TECT CONDITIONS			
	PARAMETER	LS196				LS197		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
tw	CP _O Pulse Width	20			20			ns	
tW	CP ₁ Pulse Width	30			30			ns	
tw	PL Pulse Width	20			20			ns	
tW	MR Pulse Width	15			15			ns	
t _S	Data Input Setup Time — HIGH	10			10			ns	V _{CC} = 5.0 V
t _S	Data Input Setup Time — LOW	15			15			ns	
th	Data Hold Time — HIGH	tw (PL)			tw (PL)			ns	
th	Data Hold Time — LOW	t _W (PL)			tw (PL)			ns	
t _{rec}	Recovery Time	30			30			ns	

DEFINITIONS OF TERMS:

SETUP TIME (t_S) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (th) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

www.datasheetcatalog.com

AC WAVEFORMS





Fig. 1



NOTE: PL = LOW

Fig. 2




Fig. 3





Fig. 4

www.datasheetcatalog.com



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5