

DESCRIPTION — The SN54LS/74LS83A is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A₁ — A₄, B₁ — B₄)and a Carry Input (C₀). It generates the binary Sum outputs Σ_1 — Σ_4) and the Carry Output (C₄) from the most significant bit. The LS83A operates with either active HIGH or active LOW operands (positive or negative logic). The SN54LS/74LS283 is recommended for new designs since it is identical in function with this device and features standard corner power pins.

4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY

SN54LS83A

SN74LS83A

PIN	NAM	ES
-----	-----	----

HIGH	LOW
1.0 U.L.	0.5 U.L.
	0.5 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5(2.5) U.L.
10 U.L.	5(2.5) U.L.
	1.0 U.L. 1.0 U.L. 0.5 U.L. 10 U.L.


LOADING (Note a)


NOTES:


CO

C4

- a. 1 TTL Unit Load (U.L.) = $40 \mu A$ HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for commercial (74) Temperature Ranges.







J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

www.datasheetcatalog.com

FUNCTIONAL DESCRIPTION — The LS83A adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs (Σ_1 — Σ_4) and outgoing carry (C₄) outputs.

$$C_0 + (A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4) = \Sigma_1+2\Sigma_2+4\Sigma_3+8\Sigma_4+16C_4$$

Where: (+) = plus

Due to the symmetry of the binary add function the LS83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH Inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

Example:

	CO	A ₁	A ₂	A3	A4	B ₁	B ₂	Вз	B4	Σ1	Σ_2	Σ_3	Σ4	C4	
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н	
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(10+9 = 19)
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0	(carry+5+6 = 12)

Interchanging inputs of equal weight does not affect the operation, thus C₀, A₁, B₁, can be arbitrarily assigned to pins 10, 11, 13, etc.

FUNCTIONAL TRUTH TABLE

C(n-1)	An	Bn	Σ_{n}	Cn
L	L	L	L	L
L	L	Н	Н	L
L	Н	L	н	L
L	Н	Н	L	н
Н	L	L	Н	L
Н	L	Н	L	н
Н	Н	L	L	н
Н	Н	Н	Н	Н

C₁ — C₃ are generated internally

Co — is an external input

C₄ — is an output generated internally

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

CVNADOL	PARAMETER		LIMITS			LINUTO	TECT CONDITIONS		
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage	2.0			٧	Guaranteed Inp	ut HIGH Voltage for		
	54				0.7		Guaranteed Input LOW Voltage f		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	=-18 mA	
V/0.1.	Output HIGH Voltage	54	2.5	3.5		V	VCC = MIN, IOI	$_{H} = MAX, V_{IN} = V_{IH}$	
VOH	Output High Voltage	74	2.7	3.5		V	or V _{IL} per Truth Table		
VOL	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,	
		74		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
IH	Input HIGH Current Co A or B			20 40	μΑ	V _{CC} = MAX, V _I	_N = 2.7 V		
117	C _O A or B			0.1 0.2	mA	V _{CC} = MAX, V _I	N = 7.0 V		
IIL	Input LOW Current CO A or B			-0.4 -0.8	mA	V _{CC} = MAX, V _I	N = 0.4 V		
los	Output Short Circuit Cu	-20		-100	mA	$V_{CC} = MAX$			
Icc	Power Supply Current All Inputs Grounded All Inputs at 4.5 V, Except B All Inputs at 4.5 V				39 34 34	mA	V _{CC} = MAX		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
^t PLH ^t PHL	Propagation Delay, C _O Input to any Σ Output		16 15	24 24	ns		
^t PLH ^t PHL	Propagation Delay, Any A or B Input to Σ Outputs		15 15	24 24	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
^t PLH ^t PHL	Propagation Delay, Co Input to C4 Output		11 15	17 22	ns	Figures 1 and 2	
^t PLH ^t PHL	Propagation Delay, Any A or B Input to C4 Output		11 12	17 17	ns		

AC WAVEFORMS




Fig. 1




Fig. 2

ı