# **Analog Multiplexers/ Demultiplexers**

# **High-Performance Silicon-Gate CMOS**

The MC54/74HC4051, MC74HC4052 and MC54/74HC4053 utilize silicon—gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The HC4051, HC4052 and HC4053 are identical in pinout to the metal–gate MC14051B, MC14052B and MC14053B. The Channel–Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors they are compatible with LSTTL outputs.

These devices have been designed so that the ON resistance ( $R_{ON}$ ) is more linear over input voltage than  $R_{ON}$  of metal-gate CMOS analog switches


For multiplexers/demultiplexers with channel–select latches, see HC4351, HC4352 and HC4353.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (VCC VEE) = 2.0 to 12.0 V
- Digital (Control) Power Supply Range (VCC GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- Chip Complexity: HC4051 184 FETs or 46 Equivalent Gates

HC4052 — 168 FETs or 42 Equivalent Gates HC4053 — 156 FETs or 39 Equivalent Gates

#### LOGIC DIAGRAM MC54/74HC4051

Single-Pole, 8-Position Plus Common Off



# MC54/74HC4051 MC74HC4052 MC54/74HC4053



J SUFFIX CERAMIC PACKAGE CASE 620–10



N SUFFIX PLASTIC PACKAGE CASE 648–08



**D SUFFIX** SOIC PACKAGE CASE 751B-05



**DW SUFFIX** SOIC PACKAGE CASE 751G-02



DT SUFFIX TSSOP PACKAGE CASE 948F-01

#### **ORDERING INFORMATION**

MC54HCXXXXJ Ceramic
MC74HCXXXXN Plastic
MC74HCXXXXD SOIC
MC74HCXXXXDW SOIC Wide
MC74HCXXXXDT TSSOP


#### **FUNCTION TABLE - MC54/74HC4051**

Cont	rol Inp			
	Select			
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	Х3
L	Н	L	L	X4
L	H	L	Н	X5
L	Н	Н	L	X6
L	H	Н	Н	X7
Н	X	Χ	Χ	NONE

X = Don't Care



#### LOGIC DIAGRAM MC74HC4052 Double-Pole, 4-Position Plus Common Off




#### **FUNCTION TABLE - MC74HC4052**


Contr	Control Inputs				
Enable	Se B	ON Ch	annels		
L	L	L	Y0	X0	
L L	L   H	H L	Y1 Y2	X1 X2	
L H	H X	H X	Y3 X3 NONE		

X = Don't Care

#### Pinout: MC74HC4052 (Top View)



# LOGIC DIAGRAM MC54/74HC4053 Triple Single-Pole, Double-Position Plus Common Off




NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

#### **FUNCTION TABLE - MC54/74HC4053**

Control Inputs							
Enable	01	N Chann	els				
L L L		L H H L	L H L H L	Z0 Y0 X0 Z0 Y0 X1 Z0 Y1 X0 Z0 Y1 X1 Z1 Y0 X0			
L L H	H H X	H H X	L H X	Z1 Y0 X1 Z1 Y1 X0 Z1 Y1 X1 NONE			

X = Don't Care

#### Pinout: MC54/74HC4053 (Top View)



#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
VCC	Positive DC Supply Voltage (Referenced to GND) (Referenced to VEE)	- 0.5 to + 7.0 - 0.5 to + 14.0	V
VEE	Negative DC Supply Voltage (Referenced to GND)	- 7.0 to + 5.0	V
VIS	Analog Input Voltage	V <sub>EE</sub> – 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	$-0.5$ to $V_{CC} + 0.5$	V
I	DC Current, Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package Ceramic DIP	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$  VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC).

Unused outputs must be left open.

Ceramic DIP: - 10 mW/°C from 100° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
VCC	11,	(Referenced to GND) (Referenced to V <sub>EE</sub> )	2.0 2.0	6.0 12.0	V
VEE	Negative DC Supply Voltage, Output (Referenced to GND)			GND	V
VIS	Analog Input Voltage			Vcc	V
Vin	Digital Input Voltage (Referenced to	GND)	GND	Vcc	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across S	Switch		1.2	V
TA	Operating Temperature Range, All	Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Channel Select or Enable Inputs	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	ns

<sup>\*</sup> For voltage drops across switch greater than 1.2V (switch on), excessive  $V_{CC}$  current may be drawn; i.e., the current out of the switch may contain both  $V_{CC}$  and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

<sup>†</sup>Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

 $\textbf{DC CHARACTERISTICS} \ - \ \textbf{Digital Section} \ ( \textit{Voltages Referenced to GND} ) \ \textit{V}_{\mbox{EE}} = \mbox{GND}, \ \textit{Except Where Noted} \$ 

			V <sub>CC</sub> Guaranteed Limit				
Symbol	Parameter	Condition	v	–55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High–Level Input Voltage, Channel–Select or Enable Inputs	R <sub>on</sub> = Per Spec	2.0 4.5 6.0	1.50 3.15 4.20	1.50 3.15 4.20	1.50 3.15 4.20	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R <sub>on</sub> = Per Spec	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
l <sub>in</sub>	Maximum Input Leakage Current, Channel–Select or Enable Inputs	$V_{in} = V_{CC}$ or GND, $V_{EE} = -6.0 \text{ V}$	6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)		6.0 6.0	2 8	20 80	40 160	μА

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

## ${\tt DC\ CHARACTERISTICS-Analog\ Section}$

					Guaranteed Limit			
Symbol	Parameter	Condition	VCC	VEE	−55 to 25°C	≤85°C	≤125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}; V_{\text{IS}} = V_{\text{CC}} \text{ to}$ $V_{\text{EE}}; I_{\text{S}} \le 2.0 \text{ mA}$ (Figures 1, 2)	4.5 4.5 6.0	0.0 - 4.5 - 6.0	190 120 100	240 150 125	280 170 140	Ω
		$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}}; V_{\text{IS}} = V_{\text{CC}} \text{ or } V_{\text{EE}} \text{ (Endpoints)}; I_{\text{S}} \leq 2.0 \text{ mA} $ (Figures 1, 2)	4.5 4.5 6.0	0.0 - 4.5 - 6.0	150 100 80	190 125 100	230 140 115	
ΔR <sub>on</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}};$ $V_{\text{IS}} = 1/2 \text{ (VCC} - V_{\text{EE}});$ $I_{\text{S}} \leq 2.0 \text{ mA}$	4.5 4.5 6.0	0.0 - 4.5 - 6.0	30 12 10	35 15 12	40 18 14	Ω
l <sub>off</sub>	Maximum Off–Channel Leakage Current, Any One Channel	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}};$ $V_{\text{IO}} = V_{\text{CC}} - V_{\text{EE}};$ Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μА
	Maximum Off–Channel HC4051 Leakage Current, HC4052 Common Channel HC4053	$V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}};$ $V_{\text{IO}} = V_{\text{CC}} - V_{\text{EE}};$ Switch Off (Figure 4)	6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	
l <sub>on</sub>	Maximum On–Channel HC4051 Leakage Current, HC4052 Channel–to–Channel HC4053	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; Switch-to-Switch = V <sub>CC</sub> - V <sub>EE</sub> ; (Figure 5)	6.0 6.0 6.0	- 6.0 - 6.0 - 6.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	μА

### AC CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_f = t_f = 6 \text{ ns}$ )

		ν <sub>CC</sub>	Gu	aranteed Lin	nit	
Symbol	Parameter	V	–55 to 25°C	≤85° <b>C</b>	≤125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Channel-Select to Analog Output (Figure 9)	2.0 4.5 6.0	370 74 63	465 93 79	550 110 94	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 4.5 6.0	290 58 49	364 73 62	430 86 73	ns
<sup>t</sup> PZL <sup>,</sup> <sup>t</sup> PZH	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 4.5 6.0	345 69 59	435 87 74	515 103 87	ns
C <sub>in</sub>	Maximum Input Capacitance, Channel–Select or Enable Inputs		10	10	10	pF
C <sub>I/O</sub>	Maximum Capacitance Analog I/O		35	35	35	pF
	(All Switches Off) Common O/I: HC4051 HC4052 HC4053		130 80 50	130 80 50	130 80 50	
	Feedthrough		1.0	1.0	1.0	

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

			Typical @ 25°C, $V_{CC} = 5.0 \text{ V}$ , $V_{EE} = 0 \text{ V}$	
C <sub>PD</sub>	Power Dissipation Capacitance (Figure 13)*	HC4051 HC4052 HC4053	45 80 45	pF

<sup>\*</sup> Used to determine the no–load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

5

### ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			VCC	VEE		Limit*		
Symbol	Parameter	Condition		V		25°C		Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)	$f_{in}$ = 1MHz Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0dBm at V <sub>OS</sub> ; Increase $f_{in}$ Frequency Until dB Meter Reads –3dB; $R_L$ = 50 $\Omega$ , $C_L$ = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	'51 80 80 80	52 95 95 95	'53 120 120 120	MHz
_	Off–Channel Feedthrough Isolation (Figure 7)	$f_{\text{in}}$ = Sine Wave; Adjust $f_{\text{in}}$ Voltage to Obtain 0dBm at V <sub>IS</sub> $f_{\text{in}}$ = 10kHz, R <sub>L</sub> = 600 $\Omega$ , C <sub>L</sub> = 50pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	2.25 4.50 6.00	-2.25 -4.50 -6.00		-40 -40 -40		
_	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$V_{in} \le 1 \text{MHz Square Wave } (t_f = t_f = 6 \text{ns});$ Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0A; Enable = GND R <sub>L</sub> = $600\Omega$ , C <sub>L</sub> = $50 \text{pF}$	2.25 4.50 6.00	-2.25 -4.50 -6.00		25 105 135		mVpp
		R <sub>L</sub> = 10kΩ, C <sub>L</sub> = 10pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		35 145 190		
_	Crosstalk Between Any Two Switches (Figure 12) (Test does not apply to HC4051)	$f_{in}$ = Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0dBm at V <sub>IS</sub> $f_{in}$ = 10kHz, R <sub>L</sub> = 600 $\Omega$ , C <sub>L</sub> = 50pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		$f_{in} = 1.0MHz, R_L = 50\Omega, C_L = 10pF$	2.25 4.50 6.00	-2.25 -4.50 -6.00		-60 -60 -60		
THD	Total Harmonic Distortion (Figure 14)	$\begin{aligned} f_{In} &= 1 \text{kHz},  R_L = 10 \text{k}\Omega,  C_L = 50 \text{pF} \\ \text{THD} &= \text{THD}_{measured} - \text{THD}_{source} \\ & \text{V}_{IS} = 4.0 \text{Vpp sine wave} \\ & \text{V}_{IS} = 8.0 \text{Vpp sine wave} \\ & \text{V}_{IS} = 11.0 \text{Vpp sine wave} \end{aligned}$	2.25 4.50 6.00	-2.25 -4.50 -6.00		0.10 0.08 0.05		%

<sup>\*</sup> Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance,  $V_{CC} - V_{EE} = 2.0 \text{ V}$ 

120

105

90

75

60

45

30

15

R<sub>on</sub>, ON RESISTANCE (OHMS)




Figure 1c. Typical On Resistance, V<sub>CC</sub> – V<sub>EE</sub> = 6.0 V

VIS, INPUT VOLTAGE (VOLTS), REFERENCED TO VEE

1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0




Figure 1e. Typical On Resistance, V<sub>CC</sub> – V<sub>EE</sub> = 12.0 V




Figure 1b. Typical On Resistance, V<sub>CC</sub> – V<sub>EE</sub> = 4.5 V




Figure 1d. Typical On Resistance,  $V_{CC} - V_{EE} = 9.0 \text{ V}$ 




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up






Figure 7. Off Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up



ANALOG I/O

ON/OFF

COMMON O/I

TEST
POINT

CL\*


CHANNEL SELECT

\*Includes all probe and jig capacitance

**VCC** 

Figure 9a. Propagation Delays, Channel Select to Analog Out

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out



ANALOG I/O

ON

TEST
POINT


CL\*

TEST
POINT

\*Includes all probe and jig capacitance

Figure 10a. Propagation Delays, Analog In to Analog Out

Figure 10b. Propagation Delay, Test Set-Up
Analog In to Analog Out






Figure 11a. Propagation Delays, Enable to Analog Out

Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

#### **APPLICATIONS INFORMATION**

The Channel Select and Enable control pins should be at VCC or GND logic levels. VCC being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$
  
 $GND = 0V = logic low$ 

The maximum analog voltage swings are determined by the supply voltages V $_{CC}$  and V $_{EE}$ . The positive peak analog voltage should not exceed V $_{CC}$ . Similarly, the negative peak analog voltage should not go below V $_{EE}$ . In this example, the difference between V $_{CC}$  and V $_{EE}$  is ten volts. Therefore, using the configuration of Figure 15, a maximum analog signal of ten volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to

V<sub>CC</sub> or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC}$$
 - GND = 2 to 6 volts  
 $V_{EE}$  - GND = 0 to -6 volts  
 $V_{CC}$  -  $V_{EE}$  = 2 to 12 volts  
and  $V_{EE} \le GND$ 

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external Germanium or Schottky diodes  $(D_X)$  are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example







Figure 16. External Germanium or Schottky Clipping Diodes







b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs




Figure 18. Function Diagram, HC4051




Figure 19. Function Diagram, HC4052





Figure 20. Function Diagram, HC4053

#### **OUTLINE DIMENSIONS**



В

**D** 16 PL

⊕ 0.25 (0.010) M T A M

-A

G


16

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEAD WHEN
  FORMED PARALLEL.
- DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С	_	0.200	_	5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27	BSC	
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54	BSC	
J	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300	BSC	7.62 BSC		
M	0°	15°	0°	15°	
N	0.020	0.040	0.51	1.01	

#### **N SUFFIX**


PLASTIC PACKAGE CASE 648-08 ISSUE R



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. DIMENSION B DOES NOT INCLUDE MOLD FLASH. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETER			
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.070	1.02	1.77		
G	0.	100 BSC	2	.54 BSC		
Н	0.	050 BSC	1	.27 BSC		
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
M	0°	10°	0°	10°		
S	0.020	0.040	0.51	1.01		




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- T 14-30M, 1962.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE
  MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)

- MAXIMUM MOLD PROTRUSION 0.15 (0.006)
  PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIM	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019


#### **OUTLINE DIMENSIONS**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7°	0 °	7°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 0.23 (U.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
  SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
  DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE DETERMINED AT
- DATUM PLANE -W-

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С	_	1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com –TOUCHTONE (602) 244–6609 INTERNET: http://Design\_NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC54/74HC4051/D

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.