



HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- P-Channel
- 175°C Operating Temperature
- Fast Switching






Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4-pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1 inch pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 watt.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, VGS @ -10 V	-1.0	
I _D @ T _C = 100°C	Continuous Drain Current, VGS @ -10 V	-0.70	Α
I _{DM}	Pulsed Drain Current ①	-8.0	
P _D @ T _C = 25°C	Power Dissipation	1.3	W
	Linear Derating Factor	0.0083	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
Eas	Single Pulse Avalanche Energy ②	140	mJ
I _{AR}	Avalanche Current ①	-1.0	Α
E _{AR}	Repetitive Avalanche Energy ①	0.13	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-5.5	V/ns
TJ	Operating Junction and	-55 to +175	
T _{STG}	Storage Temperature Range		∘C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
Reja	Junction-to-Ambient	· · · · ·	_	120	°C/W



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	-100	_	_	V	V _{GS} =0V, I _D =-250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	_	-0.10		V/°C	Reference to 25°C, I _D =-1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	_	_	0.60	Ω	V _{GS} =-10V, I _D =-0.60A ④
V _{GS(th)}	Gate Threshold Voltage	-2.0		-4.0	V	V _{DS} =V _{GS} , I _D =-250μA
gfs .	Forward Transconductance	0.71	_	_	s	V _{DS} =-50V, I _D =-0.60A ④
I _{DSS}	Drain-to-Source Leakage Current	l. —	_	-100	4	V _{DS} =-100V, V _{GS} =0V
IDSS	Dialif-to-Source Leakage Current	_	l —	-500	μΑ	V _{DS} =-80V, V _{GS} =0V, T _J =150°C
I _{GSS}	Gate-to-Source Forward Leakage	_	_	-100	nA	V _{GS} =-20V
IGSS	Gate-to-Source Reverse Leakage	_	_	100	IIA	V _{GS} =20V
Q_g	Total Gate Charge	_	_ —	18		I _D =-6.8A
Q_{gs}	Gate-to-Source Charge	_		3.0	nC	V _{DS} =-80V
Q_{gd}	Gate-to-Drain ("Miller") Charge		_	9.0		V _{GS} =-10V See Fig. 6 and 13 @
t _{d(on)}	Turn-On Delay Time	_	9.6	_		V _{DD} =-50V
tr	Rise Time		29	_	ns	I _D =-6.8A
t _{d(off)}	Turn-Off Delay Time	_	21		l lis	R _G =18Ω
tr	Fall Time	_	25	_		R _D =7.1Ω See Figure 10 @
L _D	Internal Drain Inductance	_	4.0	_	nН	Between lead, 6 mm (0.25in.)
Ls	Internal Source Inductance	1	6.0	_	III	from package and center of die contact
Ciss	Input Capacitance	_	390	_		V _{GS} =0V
Coss	Output Capacitance	1	170	_	рF	V _{DS} =-25V
Crss	Reverse Transfer Capacitance	_	45	_		f=1.0MHz See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)	-		-1.0	_	MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①	_	_	-8.0	A	integral reverse p-n junction diode.
Vsp	Diode Forward Voltage			-6.3	V	T _J =25°C, I _S =-1.0A, V _{GS} =0V ®
t _{rr}	Reverse Recovery Time	_	98	200	ns	TJ=25°C, IF=-6.8A
Qrr	Reverse Recovery Charge		0.33	0.66	μС	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD)			

Notes:

- Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ② V_{DD}=-25V, starting T_J=25°C, L=52mH R_G=25Ω, I_{AS}=-2.0A (See Figure 12)
- ③ I_{SD}≤-6.8A, di/dt≤110A/ μ s, V_{DD}≤V(BR)DSS, T_J≤175°C
- ④ Pulse width ≤ 300 µs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, Tc=25°C




Fig 2. Typical Output Characteristics, T_{C=}175°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1506

Appendix B: Package Outline Mechanical Drawing - See page 1507

Appendix C: Part Marking Information - See page 1515

International Rectifier

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.