

# 4 x 4 REGISTER FILE OPEN-COLLECTOR


The TTL/MSI SN54/74LS170 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

Open-collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54/74LS670 provides a similar function to this device but it features 3-state outputs.

- Simultaneous Read/Write Operation
- Expandable to 512 Words of n-Bits
- Typical Access Time of 20 ns
- Low Leakage Open-Collector Outputs for Expansion
- Typical Power Dissipation of 125 mW

#### **CONNECTION DIAGRAM DIP (TOP VIEW)**



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### PIN NAMES LOADING (Note a)

		HIGH	LOW
$D_1 - D_4$	Data Inputs	0.5 U.L.	0.25 U.L.
WA, WB	Write Address Inputs	0.5 U.L.	0.25 U.L.
EW	Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
RA, RB	Read Address Inputs	0.5 U.L.	0.25 U.L.
$E_R$	Read Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
$Q_1-Q_4$	Outputs (Note b)	Open-Collector	5 (2.5) U.L.

#### NOTES:


a. 1 TTL Unit Load (U.L.) =  $40 \mu A HIGH/1.6 mA LOW$ .


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to V<sub>CC</sub>.

## SN54/74LS170

4 x 4 REGISTER FILE OPEN-COLLECTOR


LOW POWER SCHOTTKY





# SN54/74LS170

### **LOGIC DIAGRAM**



## SN54/74LS170

#### WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WF	RITE INPU	JTS	WORD						
WB	WA	E <sub>W</sub>	0	1	2	3			
L	L	L	Q = D	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>			
L	Н	L	$Q_0$	Q = D	$Q_0$	$Q_0$			
Н	L	L	$Q_0$	$Q_0$	Q = D	$Q_0$			
Н	Н	L	$Q_0$	$Q_0$	$Q_0$	Q = D			
Х	X	Н	$Q_0$	$Q_0$	$Q_0$	$Q_0$			

#### **READ FUNCTION TABLE (SEE NOTES A AND D)**

RE	AD INPL	JTS	OUTPUTS					
RB	$R_{A}$	E <sub>R</sub>	Q <sub>1</sub>	$Q_2$	$Q_3$	$Q_4$		
L	L	L	W0B1	W0B2	W0B3	W0B4		
L	Н	L	W1B1	W1B2	W1B3	W1B4		
Н	L	L	W2B1	W2B2	W2B3	W2B4		
Н	Н	L	W3B1	W3B2	W3B3	W3B4		
Х	Χ	Н	Н	Н	Н	Н		

NOTES: A. H = HIGH Level. L = LOW Level, X = Irrelevant.

- B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
- $\text{C. } \mathbf{Q}_0 = \text{the level of } \mathbf{Q} \text{ before the indicated input conditions were established.}$
- D.  $W_{0B1}$  = The first bit of word 0, etc.

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Vон	Output Voltage — High	54, 74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	Test Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
\/	Innut I OW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs		
VIL	Input LOW Voltage	74			0.8	V			
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
IOH	Output HIGH Current	54, 74			100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX		
V <sub>OL</sub>	Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	per Truth Table	
IIH	Input HIGH Current Any D, R, W ER, EW				20 40	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.4 V		
	Any D, R, W E <sub>R</sub> , E <sub>W</sub>				0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
I <sub>IL</sub>	Input LOW Current Any D, R, W ER, EW				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
Icc	Power Supply Current				40	mA	V <sub>CC</sub> = MAX		

## SN54/74LS170

#### AC CHARACTERISTICS $(T_A = 25^{\circ}C)$

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Negative- Going E <sub>R</sub> to Q Outputs		20 20	30 30	ns	Figure 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, R <sub>A</sub> or R <sub>B</sub> to Q Outputs		25 24	40 40	ns	Figure 2	V <sub>CC</sub> = 5.0 V C <sub>I</sub> = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Negative- Going E <sub>W</sub> to Q Outputs		30 26	45 40	ns	Figure 1	$R_L = 2.0 \text{ k}\Omega$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data Inputs to Q Outputs		30 22	45 35	ns	Figure 1	

#### AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
t <sub>W</sub>	Pulse Width, E <sub>R</sub> , E <sub>W</sub>	25			ns		
t <sub>S</sub>	Setup Time, Data to E <sub>W</sub>	10			ns		
t <sub>S</sub>	Setup Time, W <sub>A</sub> , W <sub>B</sub> to E <sub>W</sub>	15			ns	$V_{CC}$ = 5.0 V $R_L$ = 2.0 $k\Omega$	
t <sub>h</sub>	Hold Time, Data to E <sub>W</sub>	15			ns	$R_L = 2.0 \text{ k}\Omega$	
th	Hold Time, W <sub>A</sub> , W <sub>B</sub> to E <sub>W</sub>	5.0			ns		
<sup>t</sup> LATCH	Latch Time	25			ns		

#### **VOLTAGE WAVEFORMS**




Figure 1 Figure 2

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.