

HPC 24/25

Solving Heat Equation in parallel: the 5-Point Stencil method

Invernici Marta

The numerical problem

The <u>heat equation</u> is a PDE modelling physical transfer of heat in a region over time:

$$\frac{\partial u(t,x,y)}{\partial t} = \alpha \left(\frac{\partial^2 u(t,x,y)}{\partial x^2} + \frac{\partial^2 u(t,x,y)}{\partial y^2} \right)$$


Numerically, the solution is approximated as a discretized space-time function using Finite-difference methods to discretize the derivatives.

The <u>update equation</u>, approximates function u, at time t and place x as $U_{m,l}^n \approx u(n\Delta t, m\Delta x, l\Delta y)$:

$$U_{m,l}^{n+1} = [1 - 4(\alpha \Delta t/\Delta x^2)]U_{m,l}^n + (\alpha \Delta t/\Delta x^2)(U_{m-1,l}^n + U_{m+1,l}^n + U_{m,l-1}^n + U_{m,l+1}^n)$$

This approximation scheme falls into the general category of a **stencil computation**: value at a point (m,ℓ) in space at time step n requires only values from neighboring points of (m,ℓ) from a few previous time steps.

We relied on a <u>5-point stencil</u> access pattern, but there are many alternative approximation schemes and related stencil computations.



Constraints of serial programming

• Time:

Ts = $\Theta(N^2)$

• Space:

 $Ss = \Theta(N^2)$




Perks of parallel programming & HPC

- Fixed problem size, decreased time (Strong scaling)
- Bigger problem size, constant time (Weak scaling)
- Beyond single-node limits

BUT:

Overhead



Hybrid Parallel Implementation

OpenMP

Shared Memory regime

#pragma omp parallel for schedule(static)

```
plane_update
```

memory_allocate (grid initialization)

#pragma omp parallel for reduction(+: totenergy)

```
get_total_energy
```

MPI

Distributed Memory regime

 MPI_Init_thread, MPI_Comm_rank, MPI_Comm_size, MPI_Comm_dup, MPI_Finalize

initialization and finalization of MPI env

- MPI_Isend, MPI_Irecv, MPI_Waitall, MPI_Test

 non-blocking P-2-P communications and assessment
- MPI_Bcast, MPI_Reduce, MPI_Gather


```
initilalize_sources
output_energy_stat
```


time results

MPI_Wtime()

Domain Decomposition & Communications

- **Hybrid model**: MPI_Init_thread requesting FUNNELED; OpenMP does the intra-rank work.
- **Domain decomposition**: neighbor array (N/E/S/W); edges handled with MPI PROC NULL.
- Halo buffers: N/S halos as contiguous rows; E/W halos via temporary column buffers.
- Non-blocking halo exchange: MPI Isend / MPI Irecv with consistent per-direction tags.
- Comm/comp overlap: update the inner grid while messages are in flight; finalize with MPI Waitall.
- Border completion: after receives complete, copy halos into the plane, then update border cells.







Computing Grid Updates

- Row-order (1) or Block-order(2) scan for locality enhancement
- Touch-by-all with parallel malloc initialization to place pages locally
- Static scheduling for predictable locality
- Comm/comp overlap: Inner grid update + Borders update
- OMP_PLACES=cores, OMP_PROC_BIND=close for memory affinity

0 1 2 3 4 5 6 7
8 9 10 11 12 13 14 15
16 17 18 19 20 21 22 23
24 25 26 27 28 29 30 31
32 33 34 35 36 37 38 39
40 41 42 43 44 45 46 47
48 49 50 51 52 53 54 55
56 57 58 59 60 61 62 63







Computing Grid Updates

- Row-order (1) or Block-order(2) scan for locality enhancement
- Touch-by-all with parallel malloc initialization to place pages locally
- Static scheduling for predictable locality
- Comm/comp overlap: Inner grid update + Borders update
- OMP_PLACES=cores, OMP_PROC_BIND=close for memory affinity

0 1 2 3 4 5 6 7
8 9 10 11 12 13 14 15
16 17 18 19 20 21 22 23
24 25 26 27 28 29 30 31
32 33 34 35 36 37 38 39
40 41 42 43 44 45 46 47
48 49 50 51 52 53 54 55
56 57 58 59 60 61 62 63





Leonardo – DCGP Module

Data Centric General Purpose (DCGP) module


1536 nodes , 172032 CPU cores

https://leonardo-supercomputer.cineca.eu/hpc-system/#jump-partition

Three-node BullSequana X2140 blade.


Each **NODE** has:

- 2x 56-core Intel Xeon Platinum 8480+ CPU (side: conceptual diagram)
- 2x 8x 32 GB DDR5-4800 (512 GB)




Scalability tests

Communication and Computation TIMES




Test threads: 1 2 4 8 16 32 56 84 112; Test nodes: 1 2 4 8 16 nodes

OPENMP SCALING




Test points: 1 2 4 8 <u>16</u> 32 56 84 112 threads; Grid Size: 10000x10000; Iterations: 750


STRONG SCALING




Node: 14 threads-per-task * 8 tasks; Test points: 1 2 4 8 16 nodes; Grid Size: 15000x15000; Iterations: 500

WEAK SCALING







Node: 14 threads-per-task * 8 tasks; Test points: 1 2 4 8 16 nodes; Grid Size: 4000² 8000x4000 8000² 16000x8000 16000²; Iterations: 500

To infinity and beyond, i.e. possible enhancements

- Goals achieved. **Hybrid** MPI+OpenMP 5-point stencil with **compute/comm overlap**; timings are wall-time of the slowest rank; scaling is solid (OMP up to the DRAM/NUMA knee; strong/weak as expected); communications are not the bottleneck—the grid update dominates.
- Where time goes: The grid update dominates the runtime; communication is largely hidden by overlap and does not set the pace.

 Top priority now. Strengthen the update kernel with more update parallelism and cache locality to reduce memory traffic.
- Why: the stencil is likely memory-bandwidth bound. Each update touches several neighbors and does a store; if data isn't reused in cache, we re-fetch lines from DRAM and even remote NUMA, wasting bandwidth. Possible working direction to follow to push performance:
 - Tiling to keep working sets in L1/L2/L3 caches;
 - SIMD to update several cells with one fetch;
 - Local allocation, sticking threads to their cores to keep accesses local;
 - Padding/alignment lowers false sharing pushing performance toward the bandwidth roofline.

