{"payload":{"header_redesign_enabled":false,"results":[{"id":"389963444","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"InvincibleJuggernaut/ALU","hl_trunc_description":"Design for 4 bit ALU with essential logical and arithmetic modules.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":389963444,"name":"ALU","owner_id":39755911,"owner_login":"InvincibleJuggernaut","updated_at":"2021-10-29T13:36:00.731Z","has_issues":true}},"sponsorable":false,"topics":["verilog","hardware-designs","hardware-description-language","hardware-synthesis","arithmetic-logic-unit"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AInvincibleJuggernaut%252FALU%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/InvincibleJuggernaut/ALU/star":{"post":"7HNTec-i6f-8rYc21f8Icy0RPnIlG1HsWj4BWpepMscCiE5RktfJ4qIt54LhED9gh4MudY7bOgeI60gRZVWTmg"},"/InvincibleJuggernaut/ALU/unstar":{"post":"j9JiidogzYpY3xFCj032CD5RZ8n3Jtaazy1vZ8U9DKYDejnVuZ9GoLqyTPD_sAP2g6eCPMFrsaorxCLGOXMFuw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"A-P6CxHB1NXNwk0E2YYJizJ5Cop2H__mBfu-V1JM5UMNMr1EjKnFpt_nBhqlAsabV9ipgHiopBzT5rLCNfKpIA"}}},"title":"Repository search results"}