

Specification Preliminary

Version: V007

Document No.: ILI9342_DS_V007.pdf

ILI TECHNOLOGY CORP.

8F, No. 38, Taiyuan St., Jhubei City, Hsinchu Country 302 Taiwan R.O.C. Tel.886-3-5600099; Fax.886-3-5670585 http://www.ilitek.com



Table of Contents

Sec	ction			Page				
1.	Introd	uction		7				
2.	Featu	res		7				
3.	Block	Diagran	n	9				
4.	Block	Function	n Description	10				
5.	Pin De	escriptio	n	12				
6.	Pad A	rrangen	nent and Coordination	16				
	6.1.	PAD (Coordinate	17				
	6.2.	Bump	Arrangement	26				
7.	Functi	ion Desc	cription	27				
	7.1.	MPU	interfaces	27				
		7.1.1.	MPU interface selection	27				
		7.1.2.	8080-Series Parallel Interface	28				
		7.1.3.	Write Cycle Sequence	29				
		7.1.4.	Read Cycle Sequence	30				
		7.1.5.	6800-Series Parallel Interface	31				
		7.1.6.	Write Cycle Sequence	33				
		7.1.7.	Read Cycle Sequence	35				
		7.1.8.	Serial Interface	37				
		7.1.9.	Write Cycle Sequence	37				
		7.1.10.	Read Cycle Sequence	39				
		7.1.11.	Data Transfer Break and Recovery	42				
		7.1.12.	Data Transfer Pause	44				
		7.1.13.	Serial Interface Pause (3_wire)	45				
		7.1.14.	Parallel Interface Pause	45				
		7.1.15.	Data Transfer Mode	46				
		7.1.16.	Data Transfer Method 1	46				
		7.1.17.	Data Transfer Method 2	46				
	7.2.	RGB	Interface	47				
		7.2.1.	RGB Interface Selection	47				
		7.2.2.	RGB Interface Timing	51				
	7.3.	VSYN	IC Interface	53				
	7.4. Color Depth Conversion Look-Up Table							
	7.5.	Displa	ay Data RAM (DDRAM)	61				
	7.6.	Displa	ay Data Format	62				
		7.6.1.	3-line Serial Interface	62				
		7.6.2.	4-line Serial Interface	64				
		7.6.3.	8-bit Parallel MPU Interface	66				



		7.6.3.1	. 8-bit Data Bus for 12-bit/pixel (RGB 4-4-4 bits input), 4K-color	67
		7.6.3.2	. 8-bit Data Bus for 16-bit/pixel (RGB 5-6-5 bits input), 65K-color	68
		7.6.3.3	. 8-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color	69
		7.6.4.	9-bit Parallel MPU Interface	70
		7.6.4.1	. 9-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color	71
		7.6.5.	16-bit Parallel MPU Interface	72
		7.6.5.1	. 16-bit Data Bus for 12-bit/pixel (RGB 4-4-4 bits input), 4K-color	73
		7.6.5.2	. 16-bit Data Bus for 16-bit/pixel (RGB 5-6-5 bits input), 65K-color	74
		7.6.5.3	. 16-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color	75
		7.6.6.	18-bit Parallel MPU Interface	76
		7.6.6.1	. 18-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color	77
		7.6.7.	6-bit Parallel RGB Interface	78
		7.6.8.	16-bit Parallel RGB Interface	80
		7.6.9.	18-bit Parallel RGB Interface	81
8.	8. Comr	nand	82	
	8.1.	Comn	nand List	82
	8.2.	Descr	iption of Regulative Command Set	87
		8.2.1.	NOP (00h)	87
		8.2.2.	Software Reset (01h)	88
		8.2.3.	Read display identification information (04h)	89
		8.2.4.	Read Display Status (09h)	90
		8.2.5.	Read Display Power Mode (0Ah)	92
		8.2.6.	Read Display MADCTL (0Bh)	93
		8.2.7.	Read Display Pixel Format (0Ch)	94
		8.2.8.	Read Display Image Format (0Dh)	95
		8.2.9.	Read Display Signal Mode (0Eh)	96
		8.2.10.	Read Display Self-Diagnostic Result (0Fh)	97
		8.2.11.	Enter Sleep Mode (10h)	98
		8.2.12.	Sleep Out (11h)	99
		8.2.13.	Partial Mode ON (12h)	101
		8.2.14.	Normal Display Mode ON (13h)	102
		8.2.15.	Display Inversion OFF (20h)	103
		8.2.16.	Display Inversion ON (21h)	104
		8.2.17.	Gamma Set (26h)	105
		8.2.18.	Display OFF (28h)	106
		8.2.19.	Display ON (29h)	107
		8.2.20.	Column Address Set (2Ah)	108
		8.2.21.	Page Address Set (2Bh)	110
		8.2.22.	Memory Write (2Ch)	112



8.2.23.	Color Set (2Dh)	113
8.2.24.	Memory Read (2Eh)	114
8.2.25.	Partial Area (30h)	116
8.2.26.	Vertical Scrolling Definition (33h)	118
8.2.27.	Tearing Effect Line OFF (34h)	122
8.2.28.	Tearing Effect Line ON (35h)	123
8.2.29.	Memory Access Control (36h)	125
8.2.30.	Vertical Scrolling Start Address (37h)	127
8.2.31.	Idle Mode OFF (38h)	129
8.2.32.	Idle Mode ON (39h)	130
8.2.33.	COLMOD: Pixel Format Set (3Ah)	132
8.2.34.	Write Memory Continue (3Ch)	133
8.2.35.	Read Memory Continue (3Eh)	135
8.2.36.	Set Tear Scan line (44h)	137
8.2.37.	Get Scan line (45h)	138
8.2.38.	Read ID1 (DAh)	139
8.2.39.	Read ID2 (DBh)	140
8.2.40.	Read ID3 (DCh)	141
Descr	iption of Extended Command set	142
8.3.1.	RGB Interface Signal Control (B0h)	142
8.3.2.	Display Waveform Cycle 1 (In Normal Mode/Full Colors) (B1h)	143
8.3.3.	Display Waveform Cycle 2 (In Idle Mode/8 colors) (B2h)	144
8.3.4.	Display Waveform Cycle (In Partial Mode/Full Colors) (B3h)	145
8.3.5.	Display Inversion Control (B4h)	146
8.3.6.	Blanking Porch Control (B5h)	148
8.3.7.	Display Function Control (B6h)	150
8.3.8.	Entry Mode Set (B7h)	154
8.3.9.	Oscillator Control (B8h)	155
8.3.10.	Set EXTC (B9h)	156
8.3.11.	Power Control 1 (C0h)	157
8.3.12.	Power Control 2 (C1h)	159
8.3.13.	Power Control 3 (For Normal Mode) (C2h)	161
8.3.14.	Power Control 4 (For Idle Mode) (C3h)	162
8.3.15.	Power Control 5 (For Partial Mode) (C4h)	163
8.3.16.	VCOM Control 1(C5h)	164
8.3.17.	VCOM Control 2(C7h)	166
8.3.18.	NV Memory Write (D0h)	168
8.3.19.	NV Memory Protection Key (D1h)	169
8.3.20.	NV Memory Status Read (D2h)	170
	8.2.24. 8.2.25. 8.2.26. 8.2.27. 8.2.28. 8.2.30. 8.2.31. 8.2.32. 8.2.34. 8.2.35. 8.2.36. 8.2.37. 8.2.38. 8.2.39. 8.2.40. Descr 8.3.1. 8.3.2. 8.3.3. 8.3.4. 8.3.5. 8.3.6. 8.3.7. 8.3.8. 8.3.10. 8.3.11. 8.3.12. 8.3.11. 8.3.12. 8.3.11. 8.3.12. 8.3.11. 8.3.12. 8.3.11. 8.3.12. 8.3.11. 8.3.12. 8.3.11. 8.3.11. 8.3.11. 8.3.11. 8.3.11.	8.3.2. Display Waveform Cycle 1 (In Normal Mode/Full Colors) (B1h) 8.3.3. Display Waveform Cycle 2 (In Idle Mode/8 colors) (B2h) 8.3.4. Display Waveform Cycle (In Partial Mode/Full Colors) (B3h) 8.3.5. Display Inversion Control (B4h) 8.3.6. Blanking Porch Control (B5h) 8.3.7. Display Function Control (B6h) 8.3.8. Entry Mode Set (B7h)



8.3.21. Read ID4 (D3h)	171
8.3.22. Positive Gamma Correction (E0h)	172
8.3.23. Negative Gamma Correction (E1h)	173
8.3.24. Digital Gamma Control 1 (E2h)	174
8.3.25. Digital Gamma Control 2(E3h)	175
8.3.26. Interface Control (F6h)	176
8.3.27. Get GPIO0~7 Status (F7h)	179
8.3.28. Set GPIO0~7 Status (F8h)	180
9. Display Data RAM	181
9.1. Configuration	181
9.2. Memory to Display Address Mapping	182
9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF.	182
9.2.2. Vertical Scroll Mode	183
9.2.3. Vertical Scroll Example	184
9.2.4. Case1: TFA+VSA+BFA < 240	184
9.2.5. Case2: TFA+VSA+BFA = 240 (Rolling Scrolling)	184
9.3. MPU to memory write/read direction	186
10. Tearing Effect Output	189
10.1. Tearing Effect Line Modes	189
10.2. Tearing Effect Line Timings	190
11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module	191
11.1. Register loading Detection	191
11.2. Functionality Detection	192
12. Power ON/OFF Sequence	193
12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON	193
12.2. Case 2 – RESX line is held Low by Host at Power ON	194
12.3. Uncontrolled Power Off	195
13. Power Level Definition	196
13.1. Power Levels	196
13.2. Power Flow Chart	197
14. Gamma Curves Selection	198
14.1. Gamma Default Values (for NW type LC)	198
14.2. Gamma Curves	199
14.2.1. Gamma Curve 1 (GC0), applies the function y=x ^{2.2}	199
14.2.2. Gamma Curve 2 (GC1), applies the function y=x ^{1.8}	199
14.2.3. Gamma Curve 3 (GC2), applies the function y=x ^{2.5}	199
14.2.4. Gamma Curve 4 (GC3), applies the function y=x ^{1.0}	199
15. Reset	200
15.1. Registers	200





	15.2.	Output Pins, I/O Pins	201
	15.3.	Input Pins	201
	15.4.	Reset Timing	202
16.	NV Me	mory Programming Flow	203
17.	Deep S	Standby Mode Setting	204
18.	Electric	al Characteristics	205
	18.1.	Absolute Maximum Ratings	205
	18.2.	DC Characteristics	206
		18.2.1. General DC Characteristics	206
	18.3.	AC Characteristics	207
		18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-system)	207
		18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (6800-system)	209
		18.3.3. Fixed E Mode	209
		18.3.4. Clocked E Mode	210
		18.3.5. Display Serial Interface Timing Characteristics (3-line SPI system)	211
		18.3.6. Display Serial Interface Timing Characteristics (4-line SPI system)	212
		18.3.7. Parallel RGB Interface Timing Characteristics	213
19.	Applica	ition Circuit	214
20.	Revisio	on History	216





1. Introduction

ILI9342 is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 320RGBx240 dots, comprising a 960-channel source driver, a 240-channel gate driver, 172,800 bytes GRAM for graphic display data of 320RGBx240 dots, and power supply circuit.

ILI9342 supports parallel 8-/9-/16-/18-bit data bus MPU interface, 6-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

ILI9342 can operate with 1.65V ~ 3.6V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. ILI9342 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the ILI9342 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [320xRGB](H) x 240(V)
- Output:
 - > 960 source outputs
 - > 240 gate outputs
 - Common electrode output (VCOM)
- a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- System Interface
 - > 8-bits, 9-bits, 16-bits, 18-bits interface with 6800/8080-series MPU
 - > 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - > 3-line / 4-line serial interface
- Display mode:
 - > Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
 - > Reduce color mode (Idle mode ON): 8-color
- Power saving mode:
 - Sleep mode
 - Deep standby mode
- On chip functions:
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Line/frame inversion
 - > 4 preset selectable gamma curves
- MTP (3 times):
 - > 8-bits for ID1, ID2, ID3
 - > 7-bits for VCOM adjustment






- Low -power consumption architecture
 - Low operating power supplies:
 - IOVCC = 1.65V ~ 3.3V (logic)
 - VCI = 2.4V ~ 4.8V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - DDVDH GND = 4.5V ~ 6.0V
 - VCL GND = -2.0V ~ -3.0V
 - Gate driver output voltage
 - VGH GND = 10.0V ~ 20.0V
 - VGL GND = -5.0V ~ -15.0V
 - VGH VGL \leq 32V
 - VCOM driver output voltage
 - VCOMH = 3.0V ~ (DDVDH 0.5)V
 - VCOML = (VCL+0.5)V ~ 0V
 - VCOMH VCOML \leq 6.0V
- Operate temperature range: -40° to 85°
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only



3. Block Diagram







4. Block Function Description

MPU System Interface

ILI9342 provides four kinds of MPU system interface with 8080-/6800-series parallel interface and 3-/4-line serial interface. The selection of the given interfaces are done by external IM [3:0] pins and shown as below:

IM3	IM2	IM1	IM0	MPU-Interface Mode	Pins in use
0	0	0	0	6800 MPU 8-bit bus interface	DB[7:0],R/WX,E,CSX,D/CX
0	0	0	1	6800 MPU 9-bit bus interface	DB[8:0] ,R/WX,E,CSX,D/CX
0	0	1	0	6800 MPU 16-bit bus interface	DB[15:0] ,R/WX,E,CSX,D/CX
0	0	1	1	6800 MPU 18-bit bus interface	DB[17:0] ,R/WX,E,CSX,D/CX
0	1	0	0	8080 MPU 8-bit bus interface	DB[7:0],WRX,RDX,CSX,D/CX
0	1	0	1	8080 MPU 9-bit bus interface	DB[8:0] ,WRX,RDX,CSX,D/CX
0	1	1	0	8080 MPU 16-bit bus interface	DB[15:0] ,WRX,RDX,CSX,D/CX
0	1	1	1	8080 MPU 18-bit bus interface	DB[17:0] ,WRX,RDX,CSX,D/CX
1	1	0	1	3-wire 9-bit data serial interface	SCL,SDA,CSX
1	1	1	1	4-wire 8-bit data serial interface	SCL,SDA,D/CX,CSX

In 8080-/6800-series parallel interface, the registers are accessed by the DB[7:0] data pins.

			6800	-Series				0000					
	Clocked	E Mode			Fixed	E Mode			8080-	Operation			
CSX	D/CX	R/WX	Е	CSX	D/CX	R/WX	Е	CSX D/CX RDX WRX					
"L"	"L"	"L"	لح	\	"L"	"L"	"H"	"L"	"L"	"H"	<u></u>	Write command	
"L"	"H"	"H"	ا	k	"H"	"H"	"H"	"L"	"H"	 	"H"	Read parameter	
"L"	"H"	"L"			"H"	"L"	"H"	"L"	"H"	"H"		Write parameter	

Parallel RGB Interface

ILI9342 also supports the RGB interface for displaying a moving picture. When the RGB interface is selected, display operation is synchronized with externally signals, VSYNC, HSYNC, and DOTCLK and input display data is written in synchronization with these signals according to the polarity of enable signal (DE).

Graphic RAM (GRAM)

GRAM is a graphic RAM to store display data. GRAM size is 172,800 bytes with 18 bits per pixel for a maximum 320(RGB) x240 dot graphic display.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the gamma correction register. ILI9342 can display maximum 262,144 colors.





Power Supply Circuit

The LCD drive power supply circuit generates the voltage levels as VREG10UT, VGH, VGL and VCOM for driving TFT LCD panel.

Timing controller

The timing controller generates all the timing signals for display and GRAM access.

Oscillator

ILI9342 incorporates RC oscillator circuit and output a stable output frequency for operation.

Panel Driver Circuit

Liquid crystal display driver circuit consists of 960-output source driver (S1~S960), 240-output gate driver (G1~G240), and VCOM signal.







5. Pin Description

			Bus I	nt <u>e</u> rfa	ice Pi	ns					
Pin Name	I/O	Туре					Descriptions				
			- Sele	ct the	MPL	J inte	rface mode				
			IM3	IM2	IM1	IM0	MPU-Interface Mode	DB Pin in use			
			0	0	0	0	6800 8-bit bus interface	DB[7:0]			
			0	0	0	1	6800 9-bit bus interface	DB[8:0]			
			0	0	1	0	6800 16-bit bus interface	DB[15:0]			
			0	0	1	1	6800 18-bit bus interface	DB[17:0]			
		MPU	0	1	0	0	8080 8-bit bus interface	DB[7:0]			
IM[3:0]	ı	(IOVCC/DGND)	0	1	0	1	8080 9-bit bus interface	DB[8:0]			
		(10100/20112)	0	1	1	0	8080 16-bit bus interface	DB[15:0]			
			0	1	1	1	8080 18-bit bus interface	DB[17:0]			
			1	1	0	1	3-line SPI	SDA			
			1	1	1	1	4-line SPI	SDA			
			L				ner setting is inhibited)				
			_				e bus and serial interfa	ce select			
			Fix th	is pin	at IO	VCC	or DGND.				
			This	signal	will re	eset tl	he device and must be	applied to properly			
RESX	ı	MPU	initiali	ize the	- chin						
		(IOVCC/DGND)									
			Signa				"Low" enable).				
					•		,	ADI Linterface mode			
000(0004)		MPU (IOVCC/DGND)	This pin can be permanently fixed "Low" in MPU interface mode only.								
CSX(CSX1)	l		CSX and CSX1 are connected internally winthin IC.								
			Note: 1,2.								
						and to colout "Data or Command" in the narellal					
			This pin is used to select "Data or Command" in the parallel								
			interface or 4-wire 8-bit serial data interface.								
			When DCX = '1', data is selected.								
D/CX(D/CX_SCL1)		MPU	When DCX = '0', command is selected.								
(SCL)	l	(IOVCC/DGND)	This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit								
			serial data interface.								
			D/CX and D/CX_SCL1 are connected internally winthin IC.								
							D level when not in us				
				-	•		Serves as a read sign	al and MPU read			
		MOUL	data at the rising edge.								
RDX (E)	1	MPU (IOVCC/DGND)		•	•	•	rves as a enable/disab	ole signal for			
		(IOVOC/DOND)	read/	write o	opera	tion.					
			Fix to	IOVO	CC or	DGN	D level when not in us	е.			
							: Serves as a write sig	nal and writes data			
WRX			at th	e risir	ng edg	ge.					
(R/WX)	1	MPU): Serves as a write/rea				
(D/CX)		(IOVCC/DGND)	- 4-lin	e sys	tem (I	D/CX): Serves as command	or parameter select.			
,			Fix to	IOVO	CC or	DGN	D level when not in us	e.			
		MDU	18-bit	para	llel bi-	direc	tional data bus for MPI	J system and RGB			
DB[17:0]	I/O	MPU		face r				•			
		(IOVCC/DGND)	Fix to	<u>D</u> GN	ID lev	el wh	en not in use				





	1						
		MPU	Serial data input / output and applied on the rising edge of the				
SDA	I/O	(IOVCC/DGND)	SCL signal.				
		(10100120112)	If not used, fix this pin at IOVCC or DGND.				
			Tearing effect output pin to synchronize MPU to frame writing,				
		MPU	activated by S/W command. When this pin is not activated, this				
TE	0	(IOVCC/DGND)	pin is low.				
			If not used, open this pin.				
		MPU	Dot clock signal for RGB interface operation.				
DOTCLK	I	(IOVCC/DGND)	Fix to IOVCC or DGND level when not in use.				
VSYNC		MPU	Frame synchronizing signal for RGB interface operation.				
70110	<u> </u>	(IOVCC/DGND)	Fix to IOVCC or DGND level when not in use.				
HSYNC	I	MPU (IOVCC/DGND)	Line synchronizing signal for RGB interface operation. Fix to IOVCC or DGND level when not in use.				
		MPU	Data enable signal for RGB interface operation.				
DE	I	(IOVCC/DGND)	Fix to IOVCC or DGND level when not in use.				
			LCD Driving Signals				
Pin Name	I/O	Туре	Descriptions				
S960~S1	0	Source	Source output signals				
-		-	Leave the pin to open when not in use. Gate output signals.				
G240~G1	0	Gate	Leave the pin to open when not in use.				
			Power supply pad for the TFT- display counter electrode.				
VCOM	0	TFT common					
V 00.W		electrode	Charge recycling method is used with VCI and AGND voltage.				
VCOMH	0		Connect this pad to the TFT-display counter electrode.				
VCOML	0	<u>-</u>	The high level of VCOM AC voltage.The low level of VCOM AC voltage.				
VOOIVIL		Charge-	pump and Regulator Circuit				
Pin Name	I/O	Type	Descriptions				
			Output voltage of 1st step up circuit (2 x VCI1). Input voltage to				
DDVDH	0	Stabilizing capacitor	2nd step up circuit. Generated power output pad for source driver				
			block. Connect this pad to the capacitor for stabilization. Note: 3.				
	+	O. 1	Power supply for the gate driver.				
VGH	0	Stabilizing	Adjust the VGH level with the BT[2:0] bits.				
		capacitor	Connect this pad with a stabilizing capacitor.				
	_	Stabilizing	Power supply for the gate driver.				
VGL	0	capacitor	Adjust the VGL level with the BT[2:0] bits. Connect this pad with a stabilizing capacitor.				
		•	L COUDECTIONS DAG WITH A STADILIZING CANACITOF				
l VCL	0	Stabilizing	Power supply for VCOML. VCL = 0~ - VCI1				
VCL	0	Stabilizing capacitor	Power supply for VCOML.				
C11P, C11N		capacitor Step-up	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH				
C11P, C11N C12P, C12N	О Р	capacitor Step-up capacitor	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level.				
C11P, C11N C12P, C12N C21P, C21N		capacitor Step-up capacitor Step-up	Power supply for VCOML. VCL = 0~ - VCl1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level. Connect the charge-pumping capacitor for generating VGH, VGL				
C11P, C11N C12P, C12N C21P, C21N C22P, C22N	P	capacitor Step-up capacitor Step-up capacitor	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level. Connect the charge-pumping capacitor for generating VGH, VGL level.				
C11P, C11N C12P, C12N C21P, C21N	Р	capacitor Step-up capacitor Step-up	Power supply for VCOML. VCL = 0~ - VCl1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level. Connect the charge-pumping capacitor for generating VGH, VGL				
C11P, C11N C12P, C12N C21P, C21N C22P, C22N C31P, C31N	P P	capacitor Step-up capacitor Step-up capacitor Step-up	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level. Connect the charge-pumping capacitor for generating VGH, VGL level. Connect the charge-pumping capacitor for generating VCL level.				
C11P, C11N C12P, C12N C21P, C21N C22P, C22N	P	capacitor Step-up capacitor Step-up capacitor Step-up	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level. Connect the charge-pumping capacitor for generating VGH, VGL level. Connect the charge-pumping capacitor for generating VCL level. Reference voltage for grayscale voltage generator.				
C11P, C11N C12P, C12N C21P, C21N C22P, C22N C31P, C31N VREG1OUT	P P	capacitor Step-up capacitor Step-up capacitor Step-up	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level. Connect the charge-pumping capacitor for generating VGH, VGL level. Connect the charge-pumping capacitor for generating VCL level.				
C11P, C11N C12P, C12N C21P, C21N C22P, C22N C31P, C31N	P P	capacitor Step-up capacitor Step-up capacitor Step-up capacitor -	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level. Connect the charge-pumping capacitor for generating VGH, VGL level. Connect the charge-pumping capacitor for generating VCL level. Reference voltage for grayscale voltage generator. Internal register can be used to adjust the voltage. - Reference voltage input for grayscale voltage generator. - Connect an external resistor or to system ground.				
C11P, C11N C12P, C12N C21P, C21N C22P, C22N C31P, C31N VREG1OUT	P P	capacitor Step-up capacitor Step-up capacitor Step-up capacitor Power	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor. Connect the charge-pumping capacitor for generating DDVDH level. Connect the charge-pumping capacitor for generating VGH, VGL level. Connect the charge-pumping capacitor for generating VCL level. Reference voltage for grayscale voltage generator. Internal register can be used to adjust the voltage. - Reference voltage input for grayscale voltage generator.				





IOVCC	ı	Power supply	Power supply for interface logic circuits (1.65 ~ 3.6 V)
VCI	I	Power supply	Power supply for analog circuit blocks (2.4 ~ 3.6 V)
VCORE	0	Digital Power	Regulated Low voltage level for interface circuits. Don't apply any external power to this pad. Connect a capacitor for stabilization.
DGND	I	Digital Ground	System ground level for logic blocks
AGND	I	Analog Ground	System ground level for analog circuit blocks Connect to DGND on the FPC to prevent noise.
VPP	I	Power supply	Power supply pin used in NV memory write mode and operated at 7.0V Leave the pin to open when not in use.
			Test Pads
Pin Name	I/O	Туре	Descriptions
TEST_EN TEST_OSC	I	DGND	TEST pin input(internal pull low), Connect to GND when not used
TESTO1~2	0	Open	TEST pin output, Leave it open when not used
TEST0~8	ı	DGND	TEST pin(internal pull low), Connect to GND when not used
DUMMYR1 DUMMYR2 DUMMYR3 DUMMYR4	-	Open	Contact resistance measurement pad. In normal operation, leave this unconnected. These pads are at DGND level. When measuring an ohm resistance of the contact, do not apply any power.
DUMMY	-	Open	Input pads used only for test purpose at IC-side. During normal operation, leave these pads open.
GPI00~7	I/O	-	Standard input/output pin As for GPIO0~7 to terminal, setting of an input and output direction is possible

Note: 1. If CSX is connected to DGND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.

- 2. When CSX=' 1', there is no influence to the parallel and serial interface.
- 3. VCI1 is an internal reference voltage generated between VCI and AGND. Reference input voltage for 1st and 3rd step up circuit.





Liquid crystal power supply specifications Table

No.	Item		Description				
1	TFT Source Driver		960 pins (320 x RGB)				
2	TFT Gate Driver		240 pins				
3	TFT Display's Capacitor Structure		Cst structure only (Cs on Common)				
		S1 ~ S960	V0 ~ V63 grayscales				
4	Liquid Crystal Drive Output	G1 ~ G240	VGH - VGL				
		VCOM	VCOMH - VCOML: Amplitude = electronic volumes				
5	Input Voltage	IOVCC	1.65V ~ 3.30V				
5	Input Voltage	VCI	2.30V ~ 4.80V				
		DDVDH	4.5V ~ 6.0V				
	Liquid Crystal Drive Voltages	VGH	10.0V ~ 20.0V				
6		VGL	-5.0V ~ -15.0V				
		VCL	-1.9V ~ -3.0V				
		VGH - VGL	Max. 32.0V				
		DDVDH	VCI1 x2, x3				
7	Internal Stan un Cirquita	VGH	VCI1 x4, x5, x6, x7, x9				
'	Internal Step-up Circuits	VGL	VCI1 x-3, x-4, x-5, x-6, x-7				
		VCL	VCI1 x-1				




6. Pad Arrangement and Coordination


Chip Size: 18620um x 700um Chip thickness: 280um (typ.) Pad Location: Pad Center. Coordinate Origin: Chip center Au bump height: 12um (typ.) Au Bump Size:


1. 24um x 69um input side : No. 1 ~ 436


2. 14um x 110um Staggered LCD output side : No. 437 ~ 1672

Alignment Marks











ILI9342

6.1 PAD Coordinate

No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1	VCOM	-8989	-245.5	51	IM3	-6989	-245.5	101	DUMMY	-4989	-245.5	151	DB17	-2989	-245.5
2	VCOM	-8949	-245.5	52	IOVCC	-6949	-245.5	102	DUMMY	-4949	-245.5	152	DB17	-2949	-245.5
3	VCOM	-8909	-245.5	53	IM2	-6909	-245.5	103	DUMMY	-4909	-245.5	153	DB16	-2909	-245.5
4	VCOM	-8869	-245.5	54	DGND	-6869	-245.5	104	DUMMY	-4869	-245.5	154	DB16	-2869	-245.5
5	DUMMYR1	-8829	-245.5	55	IM1	-6829	-245.5	105	DUMMY	-4829	-245.5	155	DB15	-2829	-245.5
6	DUMMYR2	-8789	-245.5	56	IOVCC	-6789	-245.5	106	DGND	-4789	-245.5	156	DB15	-2789	-245.5
7	VCORE	-8749	-245.5	57	IM0	-6749	-245.5	107	DGND	-4749	-245.5	157	DB14	-2749	-245.5
8	VCORE	-8709	-245.5	58	DGND	-6709	-245.5	108	DGND	-4709	-245.5	158	DB14	-2709	-245.5
9	VCORE	-8669	-245.5	59	DGND	-6669	-245.5	109	DGND	-4669	-245.5	159	DB13	-2669	-245.5
10	VCORE	-8629	-245.5	60	TEST_EN	-6629	-245.5	110	DUMMY	-4629	-245.5	160	DB13	-2629	-245.5
11	VCORE	-8589	-245.5	61	TEST_OSC	-6589	-245.5	111	DUMMY	-4589	-245.5	161	DB12	-2589	-245.5
12	VCORE	-8549	-245.5	62	TEST8	-6549	-245.5	112	DUMMY	-4549	-245.5	162	DB12	-2549	-245.5
13	VCORE	-8509	-245.5	63	DUMMY	-6509	-245.5	113	DGND	-4509	-245.5	163	DGND	-2509	-245.5
14	VCORE	-8469	-245.5	64	DUMMY	-6469	-245.5	114	DUMMY	-4469	-245.5	164	DB11	-2469	-245.5
15	AGND	-8429	-245.5	65	DGND	-6429	-245.5	115	DUMMY	-4429	-245.5	165	DB11	-2429	-245.5
16	AGND	-8389	-245.5	66	DUMMY	-6389	-245.5	116	DUMMY	-4389	-245.5	166	DB10	-2389	-245.5
17	AGND	-8349	-245.5	67	IOVCC	-6349	-245.5	117	DGND	-4349	-245.5	167	DB10	-2349	-245.5
18	AGND	-8309	-245.5	68	TEST7	-6309	-245.5	118	DUMMY	-4309	-245.5	168	DB9	-2309	-245.5
19	AGND	-8269	-245.5	69	DUMMY	-6269	-245.5	119	DUMMY	-4269	-245.5	169	DB9	-2269	-245.5
20	AGND	-8229	-245.5	70	TEST6	-6229	-245.5	120	DUMMY	-4229	-245.5	170	DB8	-2229	-245.5
21	AGND	-8189	-245.5	71	DUMMY	-6189	-245.5	121	DGND	-4189	-245.5	171	DB8	-2189	-245.5
22	AGND	-8149	-245.5	72	TEST5	-6149	-245.5	122	DUMMY	-4149	-245.5	172	DB7	-2149	-245.5
23	AGND	-8109	-245.5	73	DUMMY	-6109	-245.5	123	DUMMY	-4109	-245.5	173	DB7	-2109	-245.5
24	AGND	-8069	-245.5	74	TEST4	-6069	-245.5	124	DUMMY	-4069	-245.5	174	DB6	-2069	-245.5
25	AGND	-8029	-245.5	75	DUMMY	-6029	-245.5	125	DGND	-4029	-245.5	175	DB6	-2029	-245.5
26	AGND	-7989	-245.5	76	TEST3	-5989	-245.5	126	TE1	-3989	-245.5	176	DGND	-1989	-245.5
27	DGND	-7949	-245.5	77	DUMMY	-5949	-245.5	127	TE1	-3949	-245.5	177	DB5	-1949	-245.5
28	DGND	-7909	-245.5	78	TEST2	-5909	-245.5	128	DGND	-3909	-245.5	178	DB5	-1909	-245.5
29	DGND	-7869	-245.5	79	DUMMY	-5869	-245.5	129	DUMMY	-3869	-245.5	179	DB4	-1869	-245.5
30	DGND	-7829	-245.5	80	TEST1	-5829	-245.5	130	IOVCC	-3829	-245.5	180	DB4	-1829	-245.5
31	DGND	-7789	-245.5	81	DUMMY	-5789	-245.5	131	DUMMY	-3789	-245.5	181	DB3	-1789	-245.5
32	DGND	-7749	-245.5	82	TEST0	-5749	-245.5	132	DGND	-3749	-245.5	182	DB3	-1749	-245.5
33	DGND	-7709	-245.5	83	DGND	-5709	-245.5	133	RESX1	-3709	-245.5	183	DB2	-1709	-245.5
34	DGND	-7669	-245.5	84	DUMMY	-5669	-245.5	134	DUMMY	-3669	-245.5	184	DB2	-1669	-245.5
35	DGND	-7629	-245.5	85	IOVCC	-5629	-245.5	135	DUMMY	-3629	-245.5	185	DB1	-1629	-245.5
36	DGND	-7589	-245.5	86	CSX1	-5589	-245.5	136	DUMMY	-3589	-245.5	186	DB1	-1589	-245.5
37	DGND	-7549	-245.5	87	DCX_SCL1	-5549	-245.5	137	DUMMY	-3549	-245.5	187	DB0	-1549	-245.5
38	DGND	-7509	-245.5	88	SDA	-5509	-245.5	138	DUMMY	-3509	-245.5	188	DB0		-245.5
39	IOVCC	-7469	-245.5	89	DUMMY	-5469	-245.5	139	DUMMY	-3469	-245.5	189	IOVCC		-245.5
40	IOVCC	-7429	-245.5	90	DUMMY	-5429	-245.5	140	DUMMY	-3429	-245.5	190	DUMMY		-245.5
41	IOVCC	-7389	-245.5	91	DUMMY	-5389	-245.5	141	DUMMY	-3389	-245.5	191	DGND		-245.5
42	IOVCC	-7349	-245.5	92	DUMMY	-5349	-245.5	142	IOVCC	-3349	-245.5	192	DGND		-245.5
43	IOVCC	-7309	-245.5	93	VSYNC	-5309	-245.5	143	IOVCC	-3309	-245.5	193	DGND		-245.5
44	IOVCC	-7269	-245.5	94	HSYNC	-5269	-245.5	144	IOVCC	-3269	-245.5	194	DGND		-245.5
45	IOVCC	-7229	-245.5	95	DOTCLK	-5229	-245.5	145	IOVCC	-3229	-245.5	195	VPP		-245.5
46	IOVCC	-7189	-245.5	96	DE	-5189	-245.5	146	RDX	-3189	-245.5	196	VPP		-245.5
47	IOVCC	-7149	-245.5	97	DGND	-5149	-245.5	147	WRX	-3149	-245.5	197	VPP		-245.5
48	IOVCC	-7109	-245.5	98	DUMMY	-5109	-245.5	148	DCX_SCL	-3149	-245.5	198	RESX		-245.5
49	DUMMY	-7069	-245.5	99	DUMMY	-5069	-245.5	149	CSX	-3069	-245.5	199	IOVCC		-245.5
50	DGND	-7009	-245.5	100	DUMMY	-5029	-245.5		DGND	-3029	-245.5	200	IOVCC		
JU	חמוטח	-1029	-240.0	100	ז ואוואוטט	-3029	-240.0	150	חמוטח	-3029	-243.3	∠00	10000	-1029	-245.5



No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
201	IOVCC	-989	-245.5	251	DUMMY	1589	-245.5	301	VGL	3589	-245.5	351	C11P	5589	-245.5
202	IOVCC	-949	-245.5	252	DGND	1629	-245.5	302	VGL	3629	-245.5	352	C11P	5629	-245.5
203	VCI	-909	-245.5	253	DUMMY	1669	-245.5	303	VGL	3669	-245.5	353	C11P	5669	-245.5
204	VCI	-869	-245.5	254	DUMMY	1709	-245.5	304	VGL	3709	-245.5	354	C11P	5709	-245.5
205	VCI	-829	-245.5	255	VGS	1749	-245.5	305	VGL	3749	-245.5	355	C11P	5749	-245.5
206	VCI	-789	-245.5	256	DUMMY	1789	-245.5	306	DUMMY	3789	-245.5	356	C11P	5789	-245.5
207	TE	-749	-245.5	257	DUMMY	1829	-245.5	307	DUMMY	3829	-245.5	357	DUMMY	5829	-245.5
208	TE	-709	-245.5	258	DGND	1869	-245.5	308	DUMMY	3869	-245.5	358	DUMMY	5869	-245.5
209	DUMMY	-669	-245.5	259	DGND	1909	-245.5	309	DUMMY	3909	-245.5	359	DUMMY	5909	-245.5
210	DUMMY	-629	-245.5	260	DGND	1949	-245.5	310	DUMMY	3949	-245.5	360	VCI	5949	-245.5
211	TESTO1	-589	-245.5	261	DGND	1989	-245.5	311	DDVDH	3989	-245.5	361	VCI	5989	-245.5
212	DGND	-549	-245.5	262	DGND	2029	-245.5	312	DDVDH	4029	-245.5	362	VCI	6029	-245.5
213	GPIO0	-509	-245.5	263	AGND	2069	-245.5	313	DDVDH	4069	-245.5	363	VCI	6069	-245.5
214	GPIO0	-469	-245.5	264	AGND	2109	-245.5	314	DDVDH	4109	-245.5	364	VCI	6109	-245.5
215	GPIO1	-429	-245.5	265	AGND	2149	-245.5	315	DDVDH	4149	-245.5	365	VCI	6149	-245.5
216	GPIO1	-389	-245.5	266	AGND	2189	-245.5	316	DDVDH	4189	-245.5	366	DUMMY	6189	-245.5
217	DUMMY	-349	-245.5	267	VGS	2229	-245.5	317	C12N	4229	-245.5	367	C31N	6229	-245.5
218	TESTO2	-309	-245.5	268	DUMMY	2269	-245.5	318	C12N	4269	-245.5	368	C31N	6269	-245.5
219	GPIO2	309	-245.5	269	DUMMY	2309	-245.5	319	C12N	4309	-245.5	369	C31N	6309	-245.5
220	GPIO2	349	-245.5	270	DUMMY	2349	-245.5	320	C12N	4349	-245.5	370	C31N	6349	-245.5
221	GPIO3	389	-245.5	271	DUMMY	2389	-245.5	321	C12N	4389	-245.5	371	C31N	6389	-245.5
222	GPIO3	429	-245.5	272	DUMMY	2429	-245.5	322	C12N	4429	-245.5	372	C31N	6429	-245.5
223	GPIO4	469	-245.5	273	DUMMY	2469	-245.5	323	C12N	4469	-245.5	373	C31N	6469	-245.5
224	GPIO4	509	-245.5	274	DUMMY	2509	-245.5	324	C12N	4509	-245.5	374	C31N	6509	-245.5
225	GPIO5	549	-245.5	275	DUMMY	2549	-245.5	325	C12N	4549	-245.5	375	C31P	6549	-245.5
226	GPIO5	589	-245.5	276	DUMMY	2589	-245.5	326	C12N	4589	-245.5	376	C31P	6589	-245.5
227	GPIO6	629	-245.5	277	DUMMY	2629	-245.5	327	C12P	4629	-245.5	377	C31P	6629	-245.5
228	GPIO6	669	-245.5	278	DUMMY	2669	-245.5	328	C12P	4669	-245.5	378	C31P	6669	-245.5
229	GPIO7	709	-245.5	279	DUMMY	2709	-245.5	329	C12P	4709	-245.5	379	C31P	6709	-245.5
230	GPIO7	749	-245.5	280	DUMMY	2749	-245.5	330	C12P	4749	-245.5	380	C31P	6749	-245.5
231	DUMMY	789	-245.5	281	VREG1_OUT	2789	-245.5	331	C12P	4789	-245.5	381	C31P	6789	-245.5
232	DUMMY	829	-245.5	282	VREG1_OUT	2829	-245.5	332	C12P	4829	-245.5	382	C31P	6829	-245.5
233	DUMMY	869	-245.5	283	DUMMY	2869	-245.5	333	C12P	4869	-245.5	383	C21N	6869	-245.5
234	DUMMY	909	-245.5	284	DUMMY	2909	-245.5	334	C12P	4909	-245.5	384	C21N	6909	-245.5
235	DUMMY	949	-245.5	285	DUMMY	2949	-245.5	335	C12P	4949	-245.5	385	C21N	6949	-245.5
236	DUMMY	989	-245.5	286	DUMMY	2989	-245.5	336	C12P	4989	-245.5	386	C21N	6989	-245.5
237	DUMMY	1029	-245.5	287	DUMMY	3029	-245.5	337	C11N	5029	-245.5	387	C21N	7029	-245.5
238	DUMMY	1069	-245.5	288	VCL	3069	-245.5	338	C11N	5069	-245.5	388	C21N	7069	-245.5
239	DUMMY	1109	-245.5	289	VCL	3109	-245.5	339	C11N	5109	-245.5	389	C21N	7109	-245.5
240	DUMMY	1149	-245.5	290	VCL	3149	-245.5	340	C11N	5149	-245.5	390	C21N	7149	-245.5
241	DGND	1189	-245.5	291	VCL	3189	-245.5	341	C11N	5189	-245.5	391	C21N	7189	-245.5
242	DGND	1229	-245.5	292	VCL	3229	-245.5	342	C11N	5229	-245.5	392	C21N	7229	-245.5
243	DGND	1269	-245.5	293	VCL	3269	-245.5	343	C11N	5269	-245.5	393	C21N	7269	-245.5
244	DGND	1309	-245.5	294	VGH	3309	-245.5	344	C11N	5309	-245.5	394	C21N	7309	-245.5
245	DGND	1349	-245.5	295	VGH	3349	-245.5	345	C11N	5349	-245.5	395	C21P	7349	-245.5
246	DGND	1389	-245.5	296	VGH	3389	-245.5	346	C11N	5389	-245.5	396	C21P	7389	-245.5
247	DUMMY	1429	-245.5	297	VGH	3429	-245.5	347	C11P	5429	-245.5	397	C21P	7429	-245.5
248	DUMMY	1469	-245.5	298	VGH	3469	-245.5	348	C11P	5469	-245.5	398	C21P	7469	-245.5
249	DGND	1509	-245.5	299	VGH	3509	-245.5	349	C11P	5509	-245.5	399	C21P	7509	
250	DUMMY	1549	-245.5	300	VGL	3549	-245.5	350	C11P	5549	-245.5	400	C21P	7549	-245.5



404 C21P 7709 245.5 456 C320 878.9 75 506 G108 797.7 223 555 G8 7174 297.4 406 C21P 7749 245.5 455 C308 8747 223 506 G108 7947 223 555 G8 7147 37407 407 C22N 7892 245.5 456 C306 8731 97 506 G108 7931 97 556 G8 7131 97 407 C22N 7892 245.5 458 C302 8699 97 508 G102 7899 97 558 C3 70 44 7115 223 408 C22N 7892 245.5 459 C300 8683 223 509 G100 7883 223 559 DUMMY 7083 223 410 C22N 7898 245.5 459 C300 8683 223 509 G100 7883 223 559 DUMMY 7083 223 411 C22N 7898 245.5 461 G108 8651 223 511 C368 7851 23	No.	Pad name	Χ	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
409 C21P 7680 245.5 453 G212 8779 223 503 G112 7979 223 553 G12 7179 223 404 C21P 7779 245.5 455 G206 8737 223 505 G108 7947 223 555 555 G80 8747 223 505 G108 7947 223 555 555 G80 8747 223 505 G108 7947 223 555 G80 7147 223 406 C21P 7789 245.5 456 G206 8731 97 506 G108 7931 97 556 G80 7147 223 408 C22N 7869 245.5 458 G202 8869 97 508 G102 7899 97 558 G2 7099 97 409 400 C22N 7899 245.5 458 G202 8869 27 508 G102 7899 97 558 G2 7099 97 411 C22N 7899 245.5 458 G202 8869 27 508 G102 7899 97 558 G2 7099 97 411 C22N 7899 245.5 462 G104 8635 97 510 G88 7867 97 560 DUMMY 7061 704	401	C21P	7589	-245.5	451	G216	8811	223	501	G116	8011	223	551	G16	7211	223
404 C21P 7709 245.6 455 G208 8747 223 505 G108 7947 223 555 G8 7142 37 407 606 C21P 7789 245.5 456 G208 8747 223 505 G108 7931 97 556 G8 67 131 97 407 607 7789 245.5 457 G22N 7869 245.5 458 G202 8793 97 509 G104 7915 223 557 G4 7115 223 699 699 699 699 699 699 699 699 699 69	402	C21P	7629	-245.5	452	G214	8795	97	502	G114	7995	97	552	G14	7195	97
405 C21P 7749 245.5 455 G208 8747 223 505 G108 7947 223 555 G8 7147 223 406 C21P 7789 245.5 456 G206 G731 97 506 G106 7931 97 556 G6 7131 97 407 C22P 7789 245.5 457 G204 8715 223 507 G104 7915 223 557 G4 7115 223 408 C22N 7889 245.5 480 G202 8883 223 509 G102 7899 97 568 G2 7099 97 408	403	C21P	7669	-245.5	453	G212	8779	223	503	G112	7979	223	553	G12	7179	223
406 C21P 789 -245.5 486 G202 8699 97 508 G102 7895 97 556 G2 7099 97 7409 C22N 7892 -245.5 488 C202 8699 97 508 G102 7899 97 556 G2 7099 97 7409 C22N 7909 -245.5 489 G200 8698 97 509 G102 7898 97 556 G2 7099 97 7409 C22N 7909 -245.5 490 G200 8683 223 509 G100 7863 223 550 DUMMY 7003 223 7411 C22N 7989 -245.5 461 G198 8651 223 511 G96 7851 223 551 DUMMY 7007 97 7411 C22N 8092 -245.5 461 G198 8651 223 511 G96 7851 223 551 DUMMY 7007 97 74113 C22N 8092 -245.5 462 G194 8635 97 512 G94 7835 97 562 DUMMY 7007 97 74113 C22N 8092 -245.5 462 G194 8635 97 512 G94 7835 97 562 DUMMY 7007 97 74113 C22N 8109 -245.5 465 G188 8867 223 513 G96 7803 97 564 S950 9800 7023 223 414 C22N 8109 -245.5 465 G188 8857 223 513 G96 7803 97 564 S950 9800 7023 223 414 C22N 8109 -245.5 465 G188 8857 223 513 G98 7707 97 566 S956 S956 S956 S956 23 414 C22N 8189 -245.5 465 G188 8857 223 515 G88 7777 223 565 S956 S956 S956 S956 23 414 C22N 829 -245.5 469 G182 8859 97 516 G88 7771 97 566 S956 S956 S956 S956 23 414 C22N 829 -245.5 469 G182 8859 97 516 G88 7771 97 566 S956 S956 S957 S951 419 C22N 829 -245.5 469 G182 8859 97 518 G82 7779 97 570 S953 S957 S958 S957 S958 S959 323 420 C22P 849 -245.5 470 G178 8807 97 516 G80 7772 92 570 S953 S959 S956 97 223 421 C22P 8399 -245.5 470 G178 8807 97 522 G78 7707 97 570 S953 S952 S955 S958 S956 S956 323 422 C22P 849 -245.5 470 G178 8807 97 522 G74 7675 97 570 S953 S952 S951 S959 S958 40 S959 423 424 C22P 8599 -245.5 476 G188 8477 97 522 G74 7675 97 570 S953 S952 S955 S956 S956 S956 S956 S956 S956 S956	404	C21P	7709	-245.5	454	G210	8763	97	504	G110	7963	97	554	G10	7163	97
407 C22N 7869 -245.5 486 G202 8699 97 508 G102 7869 97 558 G2 7099 97 409 C22N 7909 -245.5 489 G202 8693 223 509 G100 7883 223 559 DUMMY 7083 223 410 C22N 7989 -245.5 461 G196 8667 97 510 G98 7867 97 560 DUMMY 7067 97 411 C22N 8082 -245.5 461 G196 8661 223 511 G98 7867 97 562 DUMMY 7067 97 413 C22N 8089 -245.5 462 G194 8635 97 512 G94 7855 97 562 DUMMY 7057 273 413 C22N 8089 -245.5 465 G198 8657 97 512 G94 7855 97 562 DUMMY 7057 273 414 C22N 8189 -245.5 465 G188 8587 223 515 G88 7787 223 565 S956 G995 270 3415 C22N 8189 -245.5 465 G188 8587 223 515 G88 7777 223 565 S956 G995 273 416 C22N 8189 -245.5 466 G186 8577 97 516 G88 7777 223 565 S956 G995 273 417 C22N 8229 -245.5 467 G184 8555 223 517 G88 7778 223 567 S956 G997 592 417 C22P 8399 -245.5 469 G180 8523 223 517 G88 7779 97 568 S957 6985 393 37 419 C22P 8399 -245.5 476 G184 8555 223 517 G88 7773 97 568 S956 6967 233 419 C22P 8399 -245.5 476 G178 8507 97 520 G78 7779 97 570 5953 6925 97 421 C22P 8499 -245.5 476 G178 8491 223 521 G76 7691 223 571 S952 6981 223 424 C22P 8499 -245.5 476 G168 8477 97 520 G88 7772 278 578 5946 6865 223 424 622P 8699 -245.5 476 G168 8417 97 526 G68 7611 97 576 S946 6865 223 424 622P 8699 -245.5 476 G168 8417 97 526 G68 7611 97 576 S947 6841 97 424 622P 8699 -245.5 476 G168 8417 97 526 G68 7611 97 576 S947 6841 97 424 622P 8699 -245.5 476 G168 8417 97 526 G68 7611 97 576 S947 6889 377 379 379 379 379 379 379 379 379 37	405	C21P	7749	-245.5	455	G208	8747	223	505	G108	7947	223	555	G8	7147	223
408 C 22N 7869 -245.5 468 G 202 8699 97 508 G 102 7899 97 558 G 102 7899 97 508 G 102 7899 97 509 D 100 7883 223 559 D UMMY 7063 223 411 C 22N 7899 -245.5 460 G 198 8867 97 510 G 98 7867 97 560 DUMMY 7007 77 411 C 22N 8099 -245.5 462 G 194 8635 97 512 G 94 7835 97 561 DUMMY 7037 73 414 C 22N 8099 -245.5 463 G 192 809 23 515 G 98 7879 223 563 S 900 700 97 4145 C 22N 8149 -245.5 466 G 188 8587 293 515 G 88 7777 97 566 S 958	406	C21P	7789	-245.5	456	G206	8731	97	506	G106	7931	97	556	G6	7131	97
499 C2ZN 7999 245.5 559 G2O0 8683 223 599 G1O0 7883 223 599 DUMMY 7083 223 410 CZZN 7989 245.5 461 G196 8651 223 511 G98 7851 223 561 DUMMY 7061 23 412 CZZN 8029 245.5 462 G194 8635 97 512 G94 7835 97 562 DUMMY 7037 97 413 CZZN 8109 245.5 466 G199 8603 97 514 G99 7803 97 564 S959 7009 97 415 CZZN 8199 245.5 466 G188 8587 223 515 G88 7787 223 567 S966 6981 27 416 CZZN 819 245.5 468 G182 8539 97 518 G86	407	C22N	7829	-245.5	457	G204	8715	223	507	G104	7915	223	557	G4	7115	223
1410 C.22N 7949 245.5 660 G.198 8667 97 510 G.98 7867 97 550 D.UMMY 7067 97 1411 C.22N 8029 245.5 642 G.194 8635 97 512 G.94 7835 97 520 561 D.UMMY 7051 223 1413 C.22N 8089 245.5 642 G.194 8635 97 512 G.94 7835 97 562 G.95 7009 97 7009 97 414 G.22N 8189 245.5 646 G.186 8571 97 516 G.86 7771 97 566 S.958 6967 233 694 7835 4836 483	408	C22N	7869	-245.5	458	G202	8699	97	508	G102	7899	97	558	G2	7099	97
411 C22N 7989 245.5 461 G196 8651 223 511 G96 7851 223 561 DUMMY 7051 223 412 C22N 8092 245.5 462 G194 8635 97 512 G94 7835 97 562 DUMMY 7037 97 414 C22N 8109 245.5 463 G192 869 285.5 463 G192 869 293 97 514 G90 7803 97 564 S959 7009 97 415 C22N 819 245.5 466 G188 8557 223 515 G88 7779 97 566 866 7779 97 566 866 7779 97 566 866 7779 97 566 867 779 97 518 682 7739 97 508 895 696 9692 243 419 C22P </td <td>409</td> <td>C22N</td> <td>7909</td> <td>-245.5</td> <td>459</td> <td>G200</td> <td>8683</td> <td>223</td> <td>509</td> <td>G100</td> <td>7883</td> <td>223</td> <td>559</td> <td>DUMMY</td> <td>7083</td> <td>223</td>	409	C22N	7909	-245.5	459	G200	8683	223	509	G100	7883	223	559	DUMMY	7083	223
Heat C C C C C C C C C	410	C22N	7949	-245.5	460	G198	8667	97	510	G98	7867	97	560	DUMMY	7067	97
413 C22N 8069 -245.5 483 G192 8819 223 513 G92 7819 223 583 S960 7023 223 414 C22N 8190 -245.5 485 6188 8872 223 514 G90 7803 97 564 S959 7009 97 416 C22N 8189 -245.5 466 G186 8571 97 516 G88 7771 97 566 S956 695 223 417 C22N 8269 -245.5 468 G182 8539 97 518 G82 7739 97 566 S956 6957 223 419 C22P 8399 -245.5 489 G180 8523 223 519 G80 773 223 569 S956 6995 223 420 C22P 8429 -245.5 470 G178 8507 97 520 G78	411	C22N	7989	-245.5	461	G196	8651	223	511	G96	7851	223	561	DUMMY	7051	223
414 C22N 8109 -245.5 464 G190 8803 97 514 G90 7803 97 564 S959 7009 97 415 C22N 8189 -245.5 466 G188 8897 223 515 G88 7771 97 566 S958 6995 223 417 C22N 8289 245.5 466 G188 8555 223 517 G84 7755 223 567 S956 6986 9691 97 418 C22N 8296 -245.5 468 G182 8593 97 518 G82 7739 97 568 S955 6953 97 419 C22P 8349 -245.5 470 G178 8507 97 520 G78 7707 97 570 S953 6923 97 421 C22P 8499 245.5 471 G176 8499 223 521	412	C22N	8029	-245.5	462	G194	8635	97	512	G94	7835	97	562	DUMMY	7037	97
415 C22N 8149 -245.5 465 G188 8587 223 515 G88 7787 223 565 S958 6995 223 416 C22N 8292 -245.5 466 G188 8571 977 516 G86 7771 97 566 S957 6881 97 418 C22N 8292 -245.5 468 G182 8539 97 518 G82 7739 97 568 S955 6953 97 419 C22P 8349 -245.5 469 G180 8507 97 518 G80 7739 97 568 S955 6953 97 421 C22P 8389 -245.5 470 G178 8507 97 520 G78 7707 97 570 S953 6925 97 421 C22P 8499 -245.5 471 G176 8491 223 523 G77	413	C22N	8069	-245.5	463	G192	8619	223	513	G92	7819	223	563	S960	7023	223
415 C22N 8149 -245.5 465 G188 8587 223 515 G88 7787 223 565 S958 6995 223 416 C22N 8292 -245.5 466 G188 8571 977 516 G86 7771 97 566 S957 6881 97 418 C22N 8292 -245.5 468 G182 8539 97 518 G82 7739 97 568 S955 6953 97 419 C22P 8349 -245.5 469 G180 8507 97 518 G80 7739 97 568 S955 6953 97 421 C22P 8389 -245.5 470 G178 8507 97 520 G78 7707 97 570 S953 6925 97 421 C22P 8499 -245.5 471 G176 8491 223 523 G77	414	C22N	8109	-245.5	464	G190	8603	97	514	G90	7803	97	564	S959	7009	97
417 C22N 8229 -245.5 467 G184 8555 223 517 G84 7755 223 567 S956 6967 223 418 C22N 8269 245.5 488 G182 8539 97 518 G82 7739 97 568 S955 6953 97 420 C22P 8349 245.5 470 G178 8507 97 520 G78 7707 97 570 S953 6925 97 421 C22P 8489 245.5 471 G176 8491 223 521 G78 7675 97 570 S953 6925 691 422 C22P 8489 245.5 472 G174 8475 97 522 G74 7675 97 572 S951 6869 6869 92 425 C22P 8549 245.5 476 G166 8411 97 526	415		8149	-245.5	465	G188	8587	223	515	G88	7787	223	565	S958	6995	223
418 C22N 8269 -245.5 468 G182 8539 97 518 G82 7739 97 568 S955 6953 97 419 C22P 8349 -245.5 489 G180 8507 97 520 G78 7707 97 570 S953 692.5 97 421 C22P 8349 -245.5 470 G178 8507 97 520 G78 7707 97 570 S953 6925 97 422 C22P 8429 -245.5 472 G174 8475 97 522 G74 7675 97 572 S951 6897 97 423 C22P 8499 -245.5 473 G172 8459 223 G57 574 S951 6897 97 425 C22P 8599 -245.5 476 G168 8421 923 522 G60 7679 275 594	416	C22N	8189	-245.5	466	G186	8571	97	516	G86	7771	97	566	S957	6981	97
418 C22N 8269 -245.5 468 G182 8539 97 518 G82 7739 97 568 S955 6953 97 419 C22P 8349 -245.5 489 G180 8507 97 520 G78 7707 97 570 S953 692.5 97 421 C22P 8349 -245.5 470 G178 8507 97 520 G78 7707 97 570 S953 6925 97 422 C22P 8429 -245.5 472 G174 8475 97 522 G74 7675 97 572 S951 6897 97 423 C22P 8499 -245.5 473 G172 8459 223 G57 574 S951 6897 97 425 C22P 8599 -245.5 476 G168 8421 923 522 G60 7679 275 594	417	C22N	8229	-245.5	467	G184	8555	223	517	G84	7755	223	567	S956	6967	223
419 C22P 8309 -245.5 469 G180 8523 223 519 G80 7723 223 569 S954 6939 223 420 C22P 8349 -245.5 470 G178 8507 97 520 G78 7707 97 570 S953 6925 97 421 C22P 8499 -245.5 471 G176 8491 223 521 G76 7691 223 571 S952 6911 223 423 C22P 8469 -245.5 473 G172 8459 223 523 G72 7659 223 573 S950 6883 223 426 C22P 8589 245.5 475 G168 8427 223 552 G68 7627 223 576 S948 6855 223 428 C22P 8699 245.5 476 G166 8411 97 526 G66	418		8269	-245.5	468	G182		97	518	G82		97			6953	97
420 C22P 8349 -245.5 470 G178 8507 97 520 G78 7707 97 570 S953 6925 97 421 C22P 8389 -245.5 471 G176 8491 223 521 G76 7691 223 571 S952 6911 223 422 C22P 8489 -245.5 473 G172 8489 923 573 S950 6883 223 424 C22P 8509 -245.5 474 G170 8443 97 524 G70 7643 97 574 S949 6869 27 426 C22P 8569 -245.5 476 G166 8411 97 526 G68 7627 223 575 S948 6865 223 427 C22P 8669 -245.5 477 G164 8395 223 527 G64 7595 223 577 S946			8309		469			223		G80		223				223
421 C22P 8389 -245.5 471 G176 8491 223 521 G76 7691 223 571 S952 6911 223 422 C22P 8429 -245.5 473 G172 8459 223 523 G72 7659 223 573 S950 6883 223 424 C22P 8509 -245.5 474 G170 8443 97 524 G70 7643 97 574 S990 6869 97 425 C22P 8589 -245.5 476 G168 8411 97 526 G66 7611 97 576 S947 6841 97 427 C22P 8569 -245.5 477 G164 8395 223 527 G64 7595 223 577 S946 6827 223 429 C22P 8749 -245.5 480 G158 8347 97 530 G58	420		8349	-245.5	470	G178	8507	97	520	G78	7707	97	570	S953	6925	97
422 C22P 8429 -245.5 472 G174 8475 97 522 G74 7675 97 572 S951 6897 97 423 C22P 8469 -245.5 473 G172 8459 223 523 G72 7659 223 573 S950 6883 223 426 C22P 8549 -245.5 476 G168 8427 223 525 668 7627 223 575 S949 6869 97 426 C22P 8669 -245.5 476 G166 8411 97 526 G66 7611 97 576 S947 6841 97 427 C22P 8669 245.5 478 G162 3379 97 528 G62 7579 97 578 997 578 997 578 997 578 997 578 997 579 997 528 G62 7579 <								223				223				223
423 C22P 8469 -245.5 473 G172 8459 223 523 G72 7659 223 573 S950 6883 223 424 C22P 8509 -245.5 474 G170 8443 97 524 G70 7643 97 574 S949 6869 97 425 C22P 8589 -245.5 476 G168 8427 223 525 G68 7627 223 575 S948 8859 245.5 476 G166 8411 97 526 G66 7611 97 576 S947 6841 97 428 C22P 8669 -245.5 478 G162 8379 97 528 G62 7579 97 578 S945 6813 97 429 C22P 8799 245.5 480 G158 8347 97 530 G58 7571 97 580 5943 6782	422	C22P			472		8475	97	522	G74		97	572		6897	
424 C22P 8509 -245.5 474 G170 8443 97 524 G70 7643 97 574 S949 6869 97 425 C22P 8549 -245.5 476 G168 8427 223 525 G68 7627 223 575 S948 6855 223 426 C22P 8589 -245.5 476 G164 8395 223 527 G64 7595 223 577 S946 6827 223 428 C22P 8699 -245.5 478 G162 8379 97 528 G62 7579 97 578 S945 6813 97 429 C22P 8709 -245.5 480 G158 8347 97 530 G58 7547 97 580 5943 6785 97 431 DUMMYR4 8829 -245.5 482 G154 8315 97 532 G54																223
425 C22P 8549 -245.5 475 G168 8427 223 525 G68 7627 223 576 S948 6855 223 426 C22P 8589 -245.5 476 G166 8411 97 526 G66 7611 97 576 S947 6841 97 428 C22P 8669 -245.5 478 G162 8379 97 528 G62 7579 97 578 S945 6813 97 429 C22P 8709 -245.5 479 G160 8363 223 529 G60 7563 223 579 S944 6795 223 431 DUMMYR3 8789 -245.5 481 G156 8331 223 531 G56 7531 223 581 S942 6771 223 432 DUMMYR4 8829 -245.5 482 G154 8315 97 532 G54																
426 C22P 8589 -245.5 476 G166 8411 97 526 G66 7611 97 576 S947 6841 97 427 C22P 8629 -245.5 477 G164 8395 223 527 G64 7595 223 577 S946 6827 223 428 C22P 8709 -245.5 478 G160 8363 223 529 G60 7563 223 579 S944 6799 223 430 C22P 8749 -245.5 480 G158 8347 97 530 G58 7547 97 580 S943 6785 97 431 DUMMYR3 8789 -245.5 481 G156 8331 223 531 G56 7531 223 581 S942 6771 223 432 DUMMYR4 8829 -245.5 482 G154 8315 97 533 G52																223
427 C22P 8629 -245.5 477 G164 8395 223 527 G64 7595 223 577 S946 6827 223 428 C22P 8669 -245.5 478 G162 8379 97 528 G62 7579 97 578 S945 6813 97 429 C22P 8709 -245.5 480 G158 8347 97 530 G58 7547 97 580 S943 6785 97 431 DUMMYRA 8789 -245.5 481 G156 8331 223 531 G56 7531 223 581 S942 6771 223 432 DUMMYRA 8829 -245.5 482 G154 8315 97 532 G56 7515 97 582 S941 6757 97 433 VCOM 8969 -245.5 483 G152 8299 223 533 G52 </td <td></td>																
428 C22P 8669 -245.5 478 G162 8379 97 528 G62 7579 97 578 S945 6813 97 429 C22P 8709 -245.5 480 G158 8347 97 529 G60 7563 223 580 S943 6785 97 431 DUMMYR3 8789 -245.5 481 G156 8331 223 531 G56 7531 223 581 S942 6771 223 432 DUMMYR4 8829 -245.5 483 G152 8299 223 531 G56 7531 223 581 S942 6771 223 433 VCOM 8869 -245.5 484 G150 8283 97 534 G50 7483 97 582 S941 6757 97 435 VCOM 8949 -245.5 486 G148 8267 223 535 G48<																223
429 C22P 8709 -245.5 479 G160 8363 223 529 G60 7563 223 579 S944 6799 223 430 C22P 8749 -245.5 480 G158 8347 97 530 G58 7547 97 580 S943 6785 97 431 DUMMYR4 8829 -245.5 481 G156 8331 223 531 G56 7531 223 581 S942 6771 223 433 VCOM 8869 -245.5 482 G154 8315 97 532 G54 7515 97 582 S941 6757 97 433 VCOM 8909 -245.5 484 G150 8283 97 534 G50 7483 97 584 S939 6729 97 435 VCOM 8989 -245.5 486 G146 8251 97 536 G48																
430 C22P 8749 -245.5 480 G158 8347 97 530 G58 7547 97 580 S943 6785 97 431 DUMMYRA 88789 -245.5 481 G156 8331 223 531 G56 7531 223 581 S942 6771 223 432 DUMMYR4 8829 -245.5 482 G154 8315 97 532 G54 7515 97 582 S941 6757 97 433 VCOM 8909 -245.5 484 G150 8283 97 534 G50 7483 97 584 S939 6729 97 435 VCOM 8989 -245.5 486 G148 8267 223 535 G48 7467 223 585 S938 6715 223 437 DUMMY 9035 223 487 G144 8235 223 537 G44 <td></td> <td>C22P</td> <td>8709</td> <td></td> <td>479</td> <td>G160</td> <td>8363</td> <td>223</td> <td>529</td> <td>G60</td> <td>7563</td> <td>223</td> <td>579</td> <td></td> <td>6799</td> <td>223</td>		C22P	8709		479	G160	8363	223	529	G60	7563	223	579		6799	223
431 DUMMYR3 8789 -245.5 481 G156 8331 223 531 G56 7531 223 581 S942 6771 223 432 DUMMYR4 8829 -245.5 482 G154 8315 97 532 G54 7515 97 582 S941 6757 97 433 VCOM 8909 -245.5 484 G150 8283 97 533 G52 7499 223 583 S940 6743 223 436 VCOM 8949 -245.5 486 G148 8267 223 535 G48 7467 223 585 S938 6715 223 436 VCOM 8989 -245.5 486 G146 8251 97 536 G46 7451 97 586 S937 6701 97 437 DUMMY 9019 97 488 G142 8219 97 536 G42 <td></td>																
433 VCOM 8869 -245.5 483 G152 8299 223 533 G52 7499 223 583 S940 6743 223 434 VCOM 8909 -245.5 484 G150 8283 97 534 G50 7483 97 584 S939 6729 97 435 VCOM 8989 -245.5 486 G146 8251 97 536 G46 7451 97 586 S937 6701 97 437 DUMMY 9019 97 488 G142 8219 97 536 G46 7451 97 586 S937 6701 97 439 DUMMY 9019 97 488 G142 8219 97 538 G42 7419 97 588 S935 6673 97 439 G240 9003 223 489 G140 8203 223 539 G40 74		DUMMYR3	8789		481			223		G56	7531	223			6771	223
433 VCOM 8869 -245.5 483 G152 8299 223 533 G52 7499 223 583 S940 6743 223 434 VCOM 8909 -245.5 484 G150 8283 97 534 G50 7483 97 584 S939 6729 97 435 VCOM 8949 -245.5 486 G148 8267 223 535 G48 7467 223 585 S938 6715 223 436 VCOM 8989 -245.5 486 G144 8235 223 537 G44 7435 223 587 S936 6687 223 438 DUMMY 9019 97 488 G142 8219 97 538 G42 7419 97 588 S935 6673 97 439 G240 9003 223 489 G140 8203 223 539 G40	432		8829	-245.5	482		8315	97	532	G54	7515	97	582	S941	6757	97
434 VCOM 8909 -245.5 484 G150 8283 97 534 G50 7483 97 584 S939 6729 97 435 VCOM 8949 -245.5 485 G148 8267 223 535 G48 7467 223 585 S938 6715 223 436 VCOM 8989 -245.5 486 G146 8251 97 536 G46 7451 97 586 S937 6701 97 437 DUMMY 9019 97 488 G142 8219 97 538 G42 7419 97 588 S935 6673 97 439 G240 9003 223 489 G140 8203 223 539 G40 7403 223 589 S934 6659 223 440 G238 8971 223 491 G136 8171 223 541 G36 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>223</td></td<>																223
435 VCOM 8949 -245.5 485 G148 8267 223 535 G48 7467 223 585 S938 6715 223 436 VCOM 8989 -245.5 486 G146 8251 97 536 G46 7451 97 586 S937 6701 97 437 DUMMY 9035 223 487 G144 8235 223 537 G44 7435 223 587 S936 6687 223 438 DUMMY 9019 97 488 G142 8219 97 538 G42 7419 97 588 S935 6673 97 439 G240 9003 223 489 G140 8203 223 539 G40 7403 223 589 5934 6659 223 440 G238 8971 223 491 G136 8171 223 541 G36 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td></td></t<>															1	
436 VCOM 8989 -245.5 486 G146 8251 97 536 G46 7451 97 586 S937 6701 97 437 DUMMY 9035 223 487 G144 8235 223 537 G44 7435 223 587 S936 6687 223 438 DUMMY 9019 97 488 G142 8219 97 538 G42 7419 97 588 S935 6673 97 439 G240 9003 223 489 G140 8203 223 539 G40 7403 223 589 S934 6659 223 440 G238 8987 97 490 G138 8187 97 540 G38 7387 97 590 S933 6645 97 441 G236 8971 223 491 G136 8171 223 541 G36 7371<					h +			223							1	
437 DUMMY 9035 223 487 G144 8235 223 537 G44 7435 223 587 S936 6687 223 438 DUMMY 9019 97 488 G142 8219 97 538 G42 7419 97 588 S935 6673 97 439 G240 9003 223 489 G140 8203 223 539 G40 7403 223 589 S934 6659 223 440 G238 8987 97 490 G138 8187 97 540 G38 7387 97 590 S933 6645 97 441 G236 8971 223 491 G136 8171 223 541 G36 7371 223 591 S932 6631 223 442 G234 8955 97 492 G134 8155 97 542 G34 7359 <td></td>																
438 DUMMY 9019 97 488 G142 8219 97 538 G42 7419 97 588 S935 6673 97 439 G240 9003 223 489 G140 8203 223 539 G40 7403 223 589 S934 6659 223 440 G238 8987 97 490 G138 8187 97 540 G38 7387 97 590 S933 6645 97 441 G236 8971 223 491 G136 8171 223 541 G36 7371 223 591 S932 6631 223 442 G234 8955 97 492 G134 8155 97 542 G34 7355 97 592 S931 6617 97 443 G230 8923 97 494 G130 8123 97 544 G30 7323																
439 G240 9003 223 489 G140 8203 223 539 G40 7403 223 589 S934 6659 223 440 G238 8987 97 490 G138 8187 97 540 G38 7387 97 590 S933 6645 97 441 G236 8971 223 491 G136 8171 223 541 G36 7371 223 591 S932 6631 223 442 G234 8955 97 492 G134 8155 97 542 G34 7355 97 592 S931 6617 97 443 G232 8939 223 493 G132 8139 223 543 G32 7339 223 593 S930 6603 223 444 G230 8923 97 494 G130 8123 97 544 G30 7323																
440 G238 8987 97 490 G138 8187 97 540 G38 7387 97 590 S933 6645 97 441 G236 8971 223 491 G136 8171 223 541 G36 7371 223 591 S932 6631 223 442 G234 8955 97 492 G134 8155 97 542 G34 7355 97 592 S931 6617 97 443 G232 8939 223 493 G132 8139 223 543 G32 7339 223 593 S930 6603 223 444 G230 8923 97 494 G130 8123 97 544 G30 7323 97 594 S929 6589 97 445 G228 8907 223 495 G128 8107 223 545 G28 7307																
441 G236 8971 223 491 G136 8171 223 541 G36 7371 223 591 S932 6631 223 442 G234 8955 97 492 G134 8155 97 542 G34 7355 97 592 S931 6617 97 443 G232 8939 223 493 G132 8139 223 543 G32 7339 223 593 S930 6603 223 444 G230 8923 97 494 G130 8123 97 544 G30 7323 97 594 S929 6589 97 445 G228 8907 223 495 G128 8107 223 545 G28 7307 223 595 S928 6575 223 446 G226 8891 97 496 G126 8091 97 546 G26 7291					h +											
442 G234 8955 97 492 G134 8155 97 542 G34 7355 97 592 S931 6617 97 443 G232 8939 223 493 G132 8139 223 543 G32 7339 223 593 S930 6603 223 444 G230 8923 97 494 G130 8123 97 544 G30 7323 97 594 S929 6589 97 445 G228 8907 223 495 G128 8107 223 545 G28 7307 223 595 S928 6575 223 446 G226 8891 97 496 G126 8091 97 546 G26 7291 97 596 S927 6561 97 447 G224 8875 223 497 G124 8075 223 547 G24 7275																
443 G232 8939 223 493 G132 8139 223 543 G32 7339 223 593 S930 6603 223 444 G230 8923 97 494 G130 8123 97 544 G30 7323 97 594 S929 6589 97 445 G228 8907 223 495 G128 8107 223 545 G28 7307 223 595 S928 6575 223 446 G226 8891 97 496 G126 8091 97 546 G26 7291 97 596 S927 6561 97 447 G224 8875 223 497 G124 8075 223 547 G24 7275 223 597 S926 6547 223 448 G222 8859 97 498 G122 8059 97 548 G22 7259																
444 G230 8923 97 494 G130 8123 97 544 G30 7323 97 594 S929 6589 97 445 G228 8907 223 495 G128 8107 223 545 G28 7307 223 595 S928 6575 223 446 G226 8891 97 496 G126 8091 97 546 G26 7291 97 596 S927 6561 97 447 G224 8875 223 497 G124 8075 223 547 G24 7275 223 597 S926 6547 223 448 G222 8859 97 498 G122 8059 97 548 G22 7259 97 598 S925 6533 97 449 G220 8843 223 499 G120 8043 223 549 G20 7243																
445 G228 8907 223 495 G128 8107 223 545 G28 7307 223 595 S928 6575 223 446 G226 8891 97 496 G126 8091 97 546 G26 7291 97 596 S927 6561 97 447 G224 8875 223 497 G124 8075 223 547 G24 7275 223 597 S926 6547 223 448 G222 8859 97 498 G122 8059 97 548 G22 7259 97 598 S925 6533 97 449 G220 8843 223 499 G120 8043 223 549 G20 7243 223 599 S924 6519 223																
446 G226 8891 97 496 G126 8091 97 546 G26 7291 97 596 S927 6561 97 447 G224 8875 223 497 G124 8075 223 547 G24 7275 223 597 S926 6547 223 448 G222 8859 97 498 G122 8059 97 548 G22 7259 97 598 S925 6533 97 449 G220 8843 223 499 G120 8043 223 549 G20 7243 223 599 S924 6519 223																
447 G224 8875 223 497 G124 8075 223 547 G24 7275 223 597 S926 6547 223 448 G222 8859 97 498 G122 8059 97 548 G22 7259 97 598 S925 6533 97 449 G220 8843 223 499 G120 8043 223 549 G20 7243 223 599 S924 6519 223																
448 G222 8859 97 498 G122 8059 97 548 G22 7259 97 598 S925 6533 97 449 G220 8843 223 499 G120 8043 223 549 G20 7243 223 599 S924 6519 223																
449 G220 8843 223 499 G120 8043 223 549 G20 7243 223 599 S924 6519 223																
450 G218 8827 97 1500 G118 8027 97 1550 C18 7227 97 1600 C022 6606 97	450	G220 G218	8827	97	500	G120 G118	8027	97	550	G18	7227	97	600	S924 S923	6505	97



	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
604 5919 6463 223 653 5870 5783 223 703 5820 5063 223 753 5770 4963 225 606 5918 6445 223 655 5868 5735 223 705 5818 5035 223 755 5768 4395 223 606 5917 6421 97 666 5867 5721 97 706 5817 5035 223 755 5768 4395 223 608 5917 6421 97 666 5867 5721 97 706 5817 5035 223 757 5766 5767 4321 97 606 5867 5721 97 706 5817 5035 223 757 5766 5767 4321 97 606 5863 5865 5707 223 707 5816 5007 223 757 5765 5768 4293 97 609 5804 5979 223 709 5816 5907 223 757 5765 5766 4293 97 609 5804 5979 223 709 5814 4993 97 768 5765 4293 97 610 5913 6365 97 600 5863 5865 97 710 5813 4965 97 700 5763 4223 611 5802 5861 5837 97 710 5813 4965 97 700 5763 4256 97 611 5912 6351 223 631 5862 5851 223 711 5812 4961 223 761 5762 4251 222 612 5911 6337 97 602 5863 5865 97 712 5811 4937 97 762 5876 4223 223 613 5800 5623 223 713 5810 4923 223 763 5760 4223 223 614 5809 6309 97 664 5859 5609 97 714 5809 4809 97 764 5769 4203 223 615 5858 5595 223 715 5806 4867 223 765 5756 4150 223 616 5858 5555 597 718 5805 4863 97 700 5756 4161 97 617 5806 6253 97 666 5855 5553 97 718 5805 4863 97 770 5756 4161 97 617 5806 6253 97 666 5855 5553 97 718 5805 4863 97 770 5756 4161 97 618 5809 6259 97 666 5855 5553 97 718 5805 4863 97 770 5756 4161 97 622 5890 6197 97 672 5851 5497 97 722 5801 4797 97 772 5756 4167 223 618 5809 6		S922		223		S872		223	701	S822		223	751			223
600 6920 6463 223 653 5870 5763 223 703 5881 5003 223 755 5769 4349 225 606 58918 6435 223 655 5868 5736 223 705 5818 5035 223 755 5768 4349 37 670 5819 6497 223 657 5866 5736 223 707 5816 5007 223 755 5768 4355 223 608 5915 6393 97 626 5867 5721 97 706 5817 5002 97 776 5767 4321 97 606 5867 5767 5767 4321 97 706 5817 5007 223 757 5765 5768 4307 223 669 5864 5673 223 707 5816 5007 223 757 5765 4293 97 706 5817 5806 5807 223 707 5816 5007 223 757 5765 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 760 5876 4293 97 97 97 97 97 97 97	602			97	652			97	702		5077		752			97
				223					1							223
606 S918 6435 223 655 S868 5735 223 705 S818 5035 223 755 S768 4335 225 600 S916 6407 223 657 S866 5707 223 707 S816 5007 223 757 5766 4307 225 608 S915 6393 97 658 S865 5693 97 708 S815 4993 97 758 S766 4307 225 609 S914 6379 223 569 S864 5697 223 709 S814 4979 223 757 5766 4237 97 708 5815 4993 97 758 S765 4238 97 758 S765 4238 97 758 S765 4238 97 758 S765 4238 97 758 S765 4258 425																97
George Sept George George Sept S					1											223
607 S916 6407 223 658 S866 5707 223 707 S816 5007 223 757 S768 4307 223 609 S914 6379 223 659 S864 5679 223 770 S815 4993 97 758 S764 4279 223 610 S913 6365 97 60 S863 6668 97 710 S813 4965 97 760 S763 4229 223 611 S911 6337 97 662 S861 5661 97 710 S813 4965 97 760 S761 4237 97 612 S911 6337 97 662 S861 5667 97 712 S811 4991 223 761 5761 4237 97 612 S901 6302 223 669 5865 5653 223 715 5806 4867<																97
609 S914 6379 223 659 S864 6679 223 709 S813 4897 223 759 S764 4279 223 610 S913 6365 97 660 S863 5665 97 710 S813 4961 92 760 S763 4251 223 612 S911 6337 97 662 S861 5637 97 712 S811 4937 77 762 S761 4237 97 613 S910 6323 223 668 8859 5609 97 714 S810 4823 223 763 S760 4223 223 616 S909 626 223 668 8859 5609 97 714 8804 4823 223 765 S758 4196 223 615 5859 223 715 S808 4895 223 766 S755 4181 97 71	607	S916	6407	223	657	S866		223	707	S816	5007	223			4307	223
	608	S915	6393	97	658	S865	5693	97	708	S815	4993	97	758		4293	97
610 S913 6365 97 660 S863 5665 97 710 S813 4965 97 760 S763 4265 97 611 S912 6351 223 661 S862 6861 223 771 S812 4961 223 761 S762 4251 227 7613 S910 6323 223 663 S860 5623 223 713 S810 4923 223 763 S760 4223 223 761 S909 6309 97 664 S869 6609 97 714 S809 4909 97 764 S769 4209 27 761 S906 6295 223 665 S858 5595 5223 715 S808 4895 223 765 S788 4195 223 665 S865 5595 523 715 S808 4896 223 765 S788 4195 223 761 520 523 715 520 523 723 520 523 723 520 523 723 520 523 723 520 523 723 520 723 724 724 725	609	S914	6379	223	659	S864	5679	223	709	S814	4979	223			4279	223
612 S911 6337 97 662 S861 5637 97 712 S811 4937 97 762 S761 4237 97 613 S801 6323 223 7663 S760 4223 223 614 S809 6309 97 714 S809 4909 97 764 S769 4229 97 615 S908 6295 223 665 S858 5699 223 715 S808 4895 223 765 S758 4195 223 616 S807 5581 97 716 S807 4881 97 766 S757 4181 97 611 S906 6263 97 668 S855 5553 97 718 S805 4853 97 766 S757 4181 97 619 S904 6239 223 669 S864 4539 223 771 S806	610	S913	6365	97	660	S863	5665	97	710	S813	4965	97	760		4265	97
612 S911 6337 97 662 S861 6637 97 712 S810 4923 223 763 S760 4223 297 613 S910 6323 223 7663 S860 5623 223 713 S810 4999 97 764 S760 4223 223 616 S907 664 S859 5699 97 714 S809 4999 97 764 S756 4299 97 616 S807 666 S857 5581 97 716 S807 4881 97 766 S757 4181 97 611 S906 6267 223 666 S856 5553 97 718 S805 4867 223 776 S766 41817 222 611 S906 6253 97 668 S855 5553 97 718 S805 4867 223 766 S755 411	611	S912	6351	223	661	S862	5651	223	711	S812	4951	223	761	S762	4251	223
613 S910 6323 223 664 S869 5609 97 714 S809 4909 97 764 S759 4209 223 614 S809 6309 97 764 S759 4209 97 766 S759 4209 97 765 S788 4195 223 616 S807 6281 97 666 S857 5681 97 716 S807 4881 97 766 S757 4181 97 617 S906 6267 223 667 S866 5667 223 717 S806 4867 97 766 S8575 4153 97 718 S805 4863 97 767 S756 4163 92 7619 S904 6229 923 669 8854 5539 223 719 8803 4825 97 770 S753 4125 97 7621 S802 6211 223 671 8852 5511	612	S911	6337	97	662	S861	5637	97	712	S811	4937	97	762		4237	97
615 S908 6295 223 666 S858 5595 223 716 S808 4895 223 765 S758 4195 223 616 S907 6281 97 666 S857 5581 97 716 S807 4881 97 766 S756 4181 97 618 S905 6253 97 668 S855 5553 97 718 S806 4863 97 768 S755 4163 223 619 S903 6225 97 669 S854 5539 223 719 S804 4839 223 769 S754 4139 22 620 S903 6225 97 670 S853 5525 97 720 S803 4821 73 4119 22 621 S902 6117 97 672 S851 5497 97 722 S801 4179 97 772				223	663	S860		223			4923	223	763			223
615 S908 6295 223 665 S858 5595 223 715 S808 4895 223 765 S758 4195 223 616 S907 6281 97 668 S857 5581 97 716 S807 4881 97 766 S756 4181 97 618 S905 6253 97 668 S855 5553 97 718 S805 4853 97 766 S755 4163 92 619 S904 6239 223 669 S854 5539 223 719 S804 4839 223 769 S754 4113 223 620 S902 6211 223 671 S852 5511 223 771 S802 4811 223 771 S752 4111 223 622 S901 6197 97 672 S851 5497 97 722 S801 479	614	S909	6309	97	664	S859	5609	97	714	S809	4909	97	764	S759	4209	97
616 S907 6281 97 666 S857 5581 97 716 S807 4881 97 766 S757 4181 97 617 S906 6267 223 667 S856 5553 97 718 S805 4853 97 768 S754 4153 97 619 S904 6239 223 668 S855 5553 97 718 S805 4853 97 768 S754 4139 92 620 S903 6225 97 670 S853 5525 97 720 S803 4825 97 770 S753 4112 29 621 S901 6197 97 622 S801 6197 97 622 S801 4197 97 722 S801 4197 97 722 S801 4197 97 722 S851 497 97 722 S800 4825 97	615	S908	6295	223	665	S858	5595	223	715		4895	223	765		4195	223
618 S905 6253 97 668 S855 5553 97 718 S805 4853 97 768 S755 4153 97 619 S904 6239 223 669 S854 5539 223 719 S804 4839 223 769 5754 4139 223 620 S903 6225 97 670 S853 5525 97 720 S803 4825 97 770 S753 4125 97 622 S901 6197 97 672 S851 5497 97 722 S801 4797 97 772 S751 4097 97 622 S901 6197 97 672 S851 5497 97 722 S801 4797 97 772 S751 4097 97 622 S898 6159 97 674 S849 5469 97 724 S799 4765		S907	6281	97	666	S857	5581	97	716	S807	4881	97	766		4181	97
618 S905 6253 97 668 S855 5553 97 718 S805 4853 97 768 S755 4153 97 619 S904 6239 223 669 S854 5539 223 719 S804 4839 223 769 5754 4139 223 620 S903 6225 97 670 S853 5525 97 720 S803 4825 97 770 S753 4125 97 622 S901 6197 97 672 S851 5497 97 722 S801 4797 97 772 S751 4097 97 622 S901 6197 97 672 S851 5497 97 722 S801 4797 97 772 S751 4097 97 622 S898 6159 97 674 S849 5469 97 724 S799 4765	617	S906	6267	223	667	S856	5567	223	717	S806	4867	223	767	S756	4167	223
620 S903 6225 97 670 S853 5525 97 720 S803 4825 97 770 S753 4125 97 621 S902 6211 223 671 S852 5511 223 721 S802 4811 223 771 S752 4111 223 622 S901 6183 223 673 S850 5483 223 783 S800 4783 223 773 S750 4083 223 624 S899 6169 97 674 S849 5469 97 724 S799 4769 97 774 S749 4069 97 625 S898 6155 223 675 S848 5455 223 725 S798 4755 223 775 S748 4055 223 726 S879 4741 97 776 S747 4041 97 7626 S847 5441 <td< td=""><td>618</td><td></td><td>6253</td><td></td><td>668</td><td></td><td></td><td>97</td><td>718</td><td></td><td></td><td>97</td><td>768</td><td></td><td>4153</td><td>97</td></td<>	618		6253		668			97	718			97	768		4153	97
621 S902 6211 223 671 S852 5511 223 721 S802 4811 223 771 S752 4111 223 622 S901 6197 97 672 S851 5497 97 722 S801 4797 97 772 S751 4097 97 623 S900 6163 223 673 S850 5483 223 723 S800 4783 223 773 S750 4083 223 624 S899 6169 97 674 S848 5455 223 725 S798 4755 223 775 S748 4069 97 626 S897 6141 97 676 S848 5455 223 725 S798 4755 223 775 S748 4052 223 727 S796 4727 223 777 S746 4027 223 777 S746 4027 <	619	S904	6239	223	669	S854	5539	223	719	S804	4839	223	769	S754	4139	223
621 S902 6211 223 671 S852 5511 223 721 S802 4811 223 771 S752 4111 223 622 S901 6197 97 672 S851 5497 97 722 S801 4797 97 772 S751 4097 97 623 S900 6183 223 673 S850 5483 223 723 S800 4783 223 773 S750 4083 22 624 S899 6169 97 674 S849 5455 223 775 S748 4069 97 626 S897 6141 97 676 S848 5455 223 725 S798 4755 223 775 S748 4069 22 628 S896 61127 223 677 S846 5427 223 727 S796 4771 977 778 5745 4	620	S903	6225	97	670	S853	5525	97	720	S803	4825	97	770	S753	4125	97
622 S901 6197 97 672 S851 5497 97 722 S801 4797 97 772 S751 4097 97 623 S900 6183 223 673 S850 5483 223 723 S800 4783 223 773 S750 4083 223 624 S899 6169 97 676 S849 5469 97 724 S799 4769 97 775 S749 4069 97 626 S897 6141 97 676 S847 5441 97 726 S797 4741 97 776 S746 4052 223 628 S896 6127 223 677 S846 5427 223 727 S796 4727 223 777 S746 4027 223 629 S894 6099 223 679 S844 5399 223 729 S794 4699	621	S902	6211	223	671	S852	5511	223	721	S802	4811	223	771		4111	223
624 S899 6169 97 674 S849 5469 97 724 S799 4769 97 774 S749 4069 97 625 S898 6155 223 675 S848 5455 223 725 S798 4755 223 775 S748 4055 223 626 S897 6141 97 676 S847 5441 97 726 S797 4741 97 776 S747 4041 97 627 S896 6127 223 677 S846 5413 97 728 S796 4773 223 777 S746 4027 223 629 S894 6099 223 679 8844 5399 223 779 5744 3999 223 630 S893 6085 97 680 S843 5385 97 730 S793 4685 97 780 5741 3997<	622	S901	6197	97	672	S851	5497	97		S801	4797	97	772		4097	97
624 S899 6169 97 674 S849 5469 97 724 S799 4769 97 774 S749 4069 97 625 S898 6155 223 675 S848 5455 223 725 S798 4755 223 775 S748 4055 223 626 S897 6141 97 676 S847 5441 97 726 S797 4741 97 776 S747 4041 97 628 S895 6113 97 678 S845 5413 97 728 S796 4773 223 777 S746 4027 223 629 S894 6099 223 679 S844 5399 223 779 S744 399 223 630 S893 6085 97 680 S843 5385 97 730 S793 4685 97 780 S741 3997 <td>623</td> <td>S900</td> <td>6183</td> <td>223</td> <td>673</td> <td>S850</td> <td>5483</td> <td>223</td> <td>723</td> <td>S800</td> <td>4783</td> <td>223</td> <td>773</td> <td>S750</td> <td>4083</td> <td>223</td>	623	S900	6183	223	673	S850	5483	223	723	S800	4783	223	773	S750	4083	223
625 S898 6155 223 675 S848 5455 223 725 S798 4755 223 775 S748 4055 223 626 S897 6141 97 676 S847 5441 97 726 S797 4741 97 776 S747 4041 97 628 S895 6113 97 678 S845 5413 97 728 S795 4713 97 5746 4027 223 630 S894 6099 223 679 S844 5399 223 729 S794 4699 223 779 S744 4999 223 630 S893 6085 97 680 S843 5385 97 730 S793 4685 97 780 S744 3999 223 632 S891 6057 97 682 S841 5357 97 732 S791 4657 97 </td <td></td> <td>S899</td> <td>6169</td> <td>97</td> <td>674</td> <td>S849</td> <td>5469</td> <td>97</td> <td>724</td> <td>S799</td> <td></td> <td>97</td> <td></td> <td></td> <td>4069</td> <td>97</td>		S899	6169	97	674	S849	5469	97	724	S799		97			4069	97
626 S897 6141 97 676 S847 5441 97 726 S797 4741 97 776 S747 4041 97 627 S896 6127 223 677 S846 5427 223 772 S796 4727 223 777 S746 4027 223 628 S895 6113 97 678 S845 5413 97 728 S795 4713 97 778 S745 4013 97 629 S894 6099 223 679 S844 5399 223 779 S794 4699 223 779 S744 3999 223 630 S893 6065 97 682 S841 5371 223 731 S793 4665 97 780 S743 3985 97 631 S892 6071 223 683 S842 5357 97 732 S791 4667<		S898	6155	223	675	S848	5455	223		S798	4755	223	775		4055	223
627 S896 6127 223 677 S846 5427 223 727 S796 4727 223 777 S746 4027 223 628 S895 6113 97 678 S845 5413 97 728 S795 4713 97 778 S745 4013 97 629 S894 6099 223 679 S844 5399 223 729 S794 4699 223 779 S744 3999 223 630 S893 6085 97 680 S843 5385 97 730 S793 4685 97 780 S744 3995 923 631 S892 6071 223 681 S842 5371 223 731 S792 4665 97 780 S743 3965 97 633 S890 6043 223 683 S840 5343 223 733 S790 46		S897	6141	97	676	S847	5441	97			4741	97	776		4041	
628 S895 6113 97 678 S845 5413 97 728 S795 4713 97 778 S745 4013 97 629 S894 6099 223 679 S844 5399 223 729 S794 4699 223 779 S744 3999 223 630 S893 6085 97 680 S843 5385 97 730 S793 4685 97 780 S743 3985 97 631 S892 6071 223 681 S842 5371 223 731 S792 4671 223 781 S742 3971 223 632 S891 6007 97 682 S841 5343 223 733 S790 4643 223 784 S739 3929 97 635 S888 6015 223 685 S838 5315 223 735 S788 461		S896	6127	223		S846	5427	223			4727	223			4027	223
630 S893 6085 97 680 S843 5385 97 730 S793 4685 97 780 S743 3985 97 631 S892 6071 223 681 S842 5371 223 731 S792 4671 223 781 S742 3971 223 632 S891 6057 97 682 S841 5357 97 732 S791 4657 97 782 S741 3957 97 633 S890 6043 223 683 S840 5343 223 733 S790 4643 223 783 S740 3943 223 634 S889 6029 97 684 S839 5329 97 734 S789 4629 97 784 S739 3929 97 635 S886 6015 223 685 S838 5315 223 735 S788 4615<	628	S895	6113	97	678	S845	5413	97	728	S795	4713	97	778	S745	4013	97
631 S892 6071 223 681 S842 5371 223 731 S792 4671 223 781 S742 3971 223 632 S891 6057 97 682 S841 5357 97 732 S791 4657 97 782 S741 3957 97 633 S890 6043 223 683 S840 5343 223 733 S790 4643 223 783 S740 3943 223 635 S888 6015 223 685 S838 5315 223 735 S788 4615 223 785 S738 3915 223 636 S887 6001 97 686 S837 5301 97 736 S787 4601 97 786 S737 3901 97 637 S886 5987 223 687 S836 5287 223 737 S786 4587 223 787 788 S735	629	S894	6099	223	679	S844	5399	223	729	S794	4699	223	779	S744	3999	223
632 S891 6057 97 682 S841 5357 97 732 S791 4657 97 782 S741 3957 97 633 S890 6043 223 683 S840 5343 223 733 S790 4643 223 783 S740 3943 223 634 S889 6029 97 684 S839 5329 97 734 S789 4629 97 784 S739 3929 97 635 S888 6015 223 685 S838 5315 223 735 S788 4615 223 785 S738 3915 223 636 S887 6001 97 686 S837 5301 97 736 S787 4601 97 786 S737 3901 97 637 S886 5987 223 687 S836 5287 223 737 S786 4587<	630	S893	6085	97	680	S843	5385	97	730	S793	4685	97	780	S743	3985	97
633 S890 6043 223 688 S840 5343 223 733 S790 4643 223 783 S740 3943 223 634 S889 6029 97 684 S839 5329 97 734 S789 4629 97 784 S739 3929 97 635 S888 6015 223 685 S838 5315 223 735 S788 4615 223 785 S738 3915 223 636 S887 6001 97 686 S837 5301 97 736 S787 4601 97 786 S737 3901 97 637 S886 5987 223 687 S836 5287 223 737 S786 4587 223 787 5736 3887 97 638 S884 5959 223 689 S834 5259 223 739 S784 45	631	S892	6071	223	681	S842	5371	223	731	S792	4671	223	781	S742	3971	223
634 S889 6029 97 684 S839 5329 97 734 S789 4629 97 784 S739 3929 97 635 S888 6015 223 685 S838 5315 223 735 S788 4615 223 785 S738 3915 223 636 S887 6001 97 686 S837 5301 97 736 S787 4601 97 786 S737 3901 97 637 S886 5987 223 687 S836 5287 223 737 S786 4587 223 787 S736 3887 223 638 S885 5973 97 688 S835 5273 97 738 S786 4587 223 787 5736 3887 223 640 S883 5945 97 690 S833 5245 97 740 S783 4545<	632	S891	6057	97	682	S841	5357	97	732	S791	4657	97	782	S741	3957	97
635 S888 6015 223 685 S838 5315 223 735 S788 4615 223 785 S738 3915 223 636 S887 6001 97 686 S837 5301 97 736 S787 4601 97 786 S737 3901 97 637 S886 5987 223 687 S836 5287 223 737 S786 4587 223 787 5736 3887 223 638 S885 5973 97 688 S835 5273 97 738 S785 4573 97 788 S735 3873 97 639 S884 5959 223 689 S834 5259 223 739 S784 4559 223 789 S734 3859 223 640 S883 5945 97 690 S833 5245 97 740 S783 4545	633	S890	6043	223	683	S840	5343	223	733	S790	4643	223	783	S740	3943	223
636 S887 6001 97 686 S837 5301 97 736 S787 4601 97 786 S737 3901 97 637 S886 5987 223 687 S836 5287 223 737 S786 4587 223 787 S736 3887 223 638 S885 5973 97 688 S835 5273 97 738 S785 4573 97 788 S735 3873 97 639 S884 5959 223 689 S834 5259 223 739 S784 4559 223 789 S734 3859 223 640 S883 5945 97 690 S833 5245 97 740 S783 4545 97 790 S733 3845 97 641 S882 5931 223 691 S832 5231 223 741 S782 4531<	634	S889	6029	97	684	S839	5329	97	734	S789	4629	97	784	S739	3929	97
636 S887 6001 97 686 S837 5301 97 736 S787 4601 97 786 S737 3901 97 637 S886 5987 223 687 S836 5287 223 737 S786 4587 223 787 S736 3887 223 638 S885 5973 97 688 S835 5273 97 738 S785 4573 97 788 S735 3873 97 639 S884 5959 223 689 S834 5259 223 739 S784 4559 223 789 S734 3859 223 640 S883 5945 97 690 S833 5245 97 740 S783 4545 97 790 S733 3845 97 641 S882 5931 223 691 S832 5231 223 741 S782 4531<	635	S888	6015	223	685	S838	5315	223	735	S788	4615	223	785	S738	3915	223
638 S885 5973 97 688 S835 5273 97 738 S785 4573 97 788 S735 3873 97 639 S884 5959 223 689 S834 5259 223 739 S784 4559 223 789 S734 3859 223 640 S883 5945 97 690 S833 5245 97 740 S783 4545 97 790 S733 3845 97 641 S882 5931 223 691 S832 5231 223 741 S782 4531 223 791 S732 3831 223 642 S881 5917 97 692 S831 5217 97 742 S781 4517 97 792 S731 3817 97 643 S879 5889 97 694 S829 5189 97 744 S779 4489 <td>636</td> <td>S887</td> <td>6001</td> <td>97</td> <td>686</td> <td>S837</td> <td>5301</td> <td>97</td> <td>736</td> <td>S787</td> <td>4601</td> <td>97</td> <td>786</td> <td>S737</td> <td>3901</td> <td>97</td>	636	S887	6001	97	686	S837	5301	97	736	S787	4601	97	786	S737	3901	97
639 S884 5959 223 689 S834 5259 223 739 S784 4559 223 789 S734 3859 223 640 S883 5945 97 690 S833 5245 97 740 S783 4545 97 790 S733 3845 97 641 S882 5931 223 691 S832 5231 223 741 S782 4531 223 791 S732 3831 223 642 S881 5917 97 692 S831 5217 97 742 S781 4517 97 792 S731 3817 97 643 S880 5903 223 693 S830 5203 223 743 S780 4503 223 793 S730 3803 223 644 S879 5889 97 694 S829 5189 97 744 S779 4489 97 794 S729 3789	637	S886	5987	223	687	S836	5287	223	737	S786	4587	223	787	S736	3887	223
639 S884 5959 223 689 S834 5259 223 739 S784 4559 223 789 S734 3859 223 640 S883 5945 97 690 S833 5245 97 740 S783 4545 97 790 S733 3845 97 641 S882 5931 223 691 S832 5231 223 741 S782 4531 223 791 S732 3831 223 642 S881 5917 97 692 S831 5217 97 742 S781 4517 97 792 S731 3817 97 643 S880 5903 223 693 S830 5203 223 743 S780 4503 223 793 S730 3803 223 644 S879 5889 97 694 S829 5189 97 744 S779 448	638	S885	5973	97	688	S835	5273	97	738	S785	4573	97	788	S735	3873	97
641 S882 5931 223 691 S832 5231 223 741 S782 4531 223 791 S732 3831 223 642 S881 5917 97 692 S831 5217 97 742 S781 4517 97 792 S731 3817 97 643 S880 5903 223 693 S830 5203 223 743 S780 4503 223 793 S730 3803 223 644 S879 5889 97 694 S829 5189 97 744 S779 4489 97 794 S729 3789 97 645 S878 5875 223 695 S828 5175 223 745 S778 4475 223 795 S728 3775 223 646 S877 5861 97 6826 5147 223 747 S776 4441 9	639	S884	5959	223	689	S834	5259	223	739		4559	223	789	S734	3859	223
642 S881 5917 97 692 S831 5217 97 742 S781 4517 97 792 S731 3817 97 643 S880 5903 223 693 S830 5203 223 743 S780 4503 223 793 S730 3803 223 644 S879 5889 97 694 S829 5189 97 744 S779 4489 97 794 S729 3789 97 645 S878 5875 223 695 S828 5175 223 745 S778 4475 223 795 S728 3775 223 646 S877 5861 97 696 S827 5161 97 746 S777 4461 97 796 S727 3761 97 648 S875 5833 97 698 S825 5133 97 748 S775 4433 <td>640</td> <td>S883</td> <td>5945</td> <td>97</td> <td>690</td> <td>S833</td> <td>5245</td> <td>97</td> <td>740</td> <td>S783</td> <td>4545</td> <td>97</td> <td>790</td> <td>S733</td> <td>3845</td> <td>97</td>	640	S883	5945	97	690	S833	5245	97	740	S783	4545	97	790	S733	3845	97
643 S880 5903 223 693 S830 5203 223 743 S780 4503 223 793 S730 3803 223 644 S879 5889 97 694 S829 5189 97 744 S779 4489 97 794 S729 3789 97 645 S878 5875 223 695 S828 5175 223 745 S778 4475 223 795 S728 3775 223 646 S877 5861 97 696 S827 5161 97 746 S777 4461 97 796 S727 3761 97 647 S876 5847 223 697 S826 5147 223 747 S776 4447 223 797 S726 3747 223 648 S875 5833 97 698 S825 5133 97 748 S775 4433	641	S882	5931	223	691	S832	5231	223	741	S782	4531	223	791	S732	3831	223
644 S879 5889 97 694 S829 5189 97 744 S779 4489 97 794 S729 3789 97 645 S878 5875 223 695 S828 5175 223 745 S778 4475 223 795 S728 3775 223 646 S877 5861 97 696 S827 5161 97 746 S777 4461 97 796 S727 3761 97 647 S876 5847 223 697 S826 5147 223 747 S776 4447 223 797 S726 3747 223 648 S875 5833 97 698 S825 5133 97 748 S775 4433 97 798 S725 3733 97 649 S874 5819 223 699 S824 5119 223 749 S774 4419<	642	S881	5917	97	692	S831	5217	97	742	S781	4517	97	792	S731	3817	97
644 S879 5889 97 694 S829 5189 97 744 S779 4489 97 794 S729 3789 97 645 S878 5875 223 695 S828 5175 223 745 S778 4475 223 795 S728 3775 223 646 S877 5861 97 696 S827 5161 97 746 S777 4461 97 796 S727 3761 97 647 S876 5847 223 697 S826 5147 223 747 S776 4447 223 797 S726 3747 223 648 S875 5833 97 698 S825 5133 97 748 S775 4433 97 798 S725 3733 97 649 S874 5819 223 699 S824 5119 223 749 S774 4419<	643	S880	5903	223	693	S830		223	743		4503	223	793	S730	3803	223
645 S878 5875 223 695 S828 5175 223 745 S778 4475 223 795 S728 3775 223 646 S877 5861 97 696 S827 5161 97 746 S777 4461 97 796 S727 3761 97 647 S876 5847 223 697 S826 5147 223 747 S776 4447 223 797 S726 3747 223 648 S875 5833 97 698 S825 5133 97 748 S775 4433 97 798 S725 3733 97 649 S874 5819 223 699 S824 5119 223 749 S774 4419 223 799 S724 3719 223	644	S879	5889	97	694		5189	97	744		4489	97	794		3789	97
646 S877 5861 97 696 S827 5161 97 746 S777 4461 97 796 S727 3761 97 647 S876 5847 223 697 S826 5147 223 747 S776 4447 223 797 S726 3747 223 648 S875 5833 97 698 S825 5133 97 748 S775 4433 97 798 S725 3733 97 649 S874 5819 223 699 S824 5119 223 749 S774 4419 223 799 S724 3719 223				223				223				223				223
647 S876 5847 223 697 S826 5147 223 747 S776 4447 223 797 S726 3747 223 648 S875 5833 97 698 S825 5133 97 748 S775 4433 97 798 S725 3733 97 649 S874 5819 223 699 S824 5119 223 749 S774 4419 223 799 S724 3719 223									1							97
648 S875 5833 97 698 S825 5133 97 748 S775 4433 97 798 S725 3733 97 649 S874 5819 223 699 S824 5119 223 749 S774 4419 223 799 S724 3719 223									+							223
649 S874 5819 223 699 S824 5119 223 749 S774 4419 223 799 S724 3719 223																97
																223
650 S873 5805 97 00 S823 5105 97 750 S773 4405 97 800 S723 3705 97																97



No.	Pad name	Χ	Υ	No.	Pad name	Χ	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
801	S722	3691	223	851	S672	2991	223	901	S622	2291	223	951	S572	1591	223
802	S721	3677	97	852	S671	2977	97	902	S621	2277	97	952	S571	1577	97
803	S720	3663	223	853	S670	2963	223	903	S620	2263	223	953	S570	1563	223
804	S719	3649	97	854	S669	2949	97	904	S619	2249	97	954	S569	1549	97
805	S718	3635	223	855	S668	2935	223	905	S618	2235	223	955	S568	1535	223
806	S717	3621	97	856	S667	2921	97	906	S617	2221	97	956	S567	1521	97
807	S716	3607	223	857	S666	2907	223	907	S616	2207	223	957	S566	1507	223
808	S715	3593	97	858	S665	2893	97	908	S615	2193	97	958	S565	1493	97
809	S714	3579	223	859	S664	2879	223	909	S614	2179	223	959	S564	1479	223
810	S713	3565	97	860	S663	2865	97	910	S613	2165	97	960	S563	1465	97
811	S712	3551	223	861	S662	2851	223	911	S612	2151	223	961	S562	1451	223
812	S711	3537	97	862	S661	2837	97	912	S611	2137	97	962	S561	1437	97
813	S710	3523	223	863	S660	2823	223	913	S610	2123	223	963	S560	1423	223
814	S709	3509	97	864	S659	2809	97	914	S609	2109	97	964	S559	1409	97
815	S708	3495	223	865	S658	2795	223	915	S608	2095	223	965	S558	1395	223
816	S707	3481	97	866	S657	2781	97	916	S607	2081	97	966	S557	1381	97
817	S706	3467	223	867	S656	2767	223	917	S606	2067	223	967	S556	1367	223
818	S705	3453	97	868	S655	2753	97	918	S605	2053	97	968	S555	1353	97
819	S704	3439	223	869	S654	2739	223	919	S604	2039	223	969	S554	1339	223
820	S703	3425	97	870	S653	2725	97	920	S603	2025	97	970	S553	1325	97
821	S702	3411	223	871	S652	2711	223	921	S602	2011	223	971	S552	1311	223
822	S701	3397	97	872	S651	2697	97	922	S601	1997	97	972	S551	1297	97
823	S700	3383	223	873	S650	2683	223	923	S600	1983	223	973	S550	1283	223
824	S699	3369	97	874	S649	2669	97	924	S599	1969	97	974	S549	1269	97
825	S698	3355	223	875	S648	2655	223	925	S598	1955	223	975	S548	1255	223
826	S697	3341	97	876	S647	2641	97	926	S597	1941	97	976	S547	1241	97
827	S696	3327	223	877	S646	2627	223	927	S596	1927	223	977	S546	1227	223
828	S695	3313	97	878	S645	2613	97	928	S595	1913	97	978	S545	1213	97
829	S694	3299	223	879	S644	2599	223	929	S594	1899	223	979	S544	1199	223
830	S693	3285	97	880	S643	2585	97	930	S593	1885	97	980	S543	1185	97
831	S692	3271	223	881	S642	2571	223	931	S592	1871	223	981	S542	1171	223
832	S691	3257	97	882	S641	2557	97	932	S591	1857	97	982	S541	1157	97
833	S690	3243	223	883	S640	2543	223	933	S590	1843	223	983	S540	1143	223
834	S689	3229	97	884	S639	2529	97	934	S589	1829	97	984	S539	1129	97
835	S688	3215	223	885	S638	2515	223	935	S588	1815	223	985	S538	1115	223
836	S687	3201	97	886	S637	2501	97	936	S587	1801	97	986	S537	1101	97
837	S686	3187	223	887	S636	2487	223	937	S586	1787	223	987	S536	1087	223
838	S685	3173	97	888	S635	2473	97	938	S585	1773	97	988	S535	1073	97
839	S684	3159	223	889	S634	2459	223	939	S584	1759	223	989	S534	1059	223
840	S683	3145	97	890	S633	2445	97	940	S583	1745	97	990	S533	1045	97
841	S682	3131	223	891	S632	2431	223	941	S582	1731	223	991	S532	1031	223
842	S681	3117	97	892	S631	2417	97	942	S581	1717	97	992	S531	1017	97
843	S680	3103	223	893	S630	2403	223	943	S580	1703	223	993	S530	1003	223
844	S679	3089	97	894	S629	2389	97	944	S579	1689	97	994	S529	989	97
845	S678	3075	223	895	S628	2375	223	945	S578	1675	223	995	S528	975	223
846	S677	3061	97	896	S627	2361	97	946	S577	1661	97	996	S527	961	97
847	S676	3047	223	897	S626	2347	223	947	S576	1647	223	997	S526	947	223
848	S675	3033	97	898	S625	2333	97	948	S575	1633	97	998	S525	933	97
849	S674	3019	223	899	S624	2319	223	949	S574	1619	223	999	S524	919	223
850	S673	3005	97	900	S623	2305	97	950	S573	1605	97	1000	S523	905	97



No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1001	S522	891	223	1051	DUMMY	107	223	1101	S446	-793	97	1151	S396	-1493	97
1002	S521	877	97	1052	DUMMY	79	223	1102	S445	-807	223	1152	S395	-1507	223
1003	S520	863	223	1053	DUMMY	51	223	1103	S444	-821	97	1153	S394	-1521	97
1004	S519	849	97	1054	DUMMY	23	223	1104	S443	-835	223	1154	S393	-1535	223
1005	S518	835	223	1055	DUMMY	-23	223	1105	S442	-849	97	1155	S392	-1549	97
1006	S517	821	97	1056	DUMMY	-51	223	1106	S441	-863	223	1156	S391	-1563	223
1007	S516	807	223	1057	DUMMY	-79	223	1107	S440	-877	97	1157	S390	-1577	97
1008	S515	793	97	1058	DUMMY	-107	223	1108	S439	-891	223	1158	S389	-1591	223
1009	S514	779	223	1059	DUMMY	-135	223	1109	S438	-905	97	1159	S388	-1605	97
1010	S513	765	97	1060	DUMMY	-163	223	1110	S437	-919	223	1160	S387	-1619	223
1011	S512	751	223	1061	DUMMY	-191	223	1111	S436	-933	97	1161	S386	-1633	97
1012	S511	737	97	1062	DUMMY	-219	223	1112	S435	-947	223	1162	S385	-1647	223
1013	S510	723	223	1063	DUMMY	-247	223	1113	S434	-961	97	1163	S384	-1661	97
1014	S509	709	97	1064	DUMMY	-275	223	1114	S433	-975	223	1164	S383	-1675	223
1015	S508	695	223	1065	DUMMY	-289	97	1115	S432	-989	97	1165	S382	-1689	97
1016	S507	681	97	1066	DUMMY	-303	223	1116	S431	-1003	223	1166	S381	-1703	223
1017	S506	667	223	1067	S480	-317	97	1117	S430	-1017	97	1167	S380	-1717	97
1018	S505	653	97	1068	S479	-331	223	1118	S429	-1031	223	1168	S379	-1731	223
1019	S504	639	223	1069	S478	-345	97	1119	S428	-1045	97	1169	S378	-1745	97
1020	S503	625	97	1070	S477	-359	223	1120	S427	-1059	223	1170	S377	-1759	223
1021	S502	611	223	1071	S476	-373	97	1121	S426	-1073	97	1171	S376	-1773	97
1022	S501	597	97	1072	S475	-387	223	1122	S425	-1087	223	1172	S375	-1787	223
1023	S500	583	223	1073	S474	-401	97	1123	S424	-1101	97	1173	S374	-1801	97
1024	S499	569	97	1074	S473	-415	223	1124	S423	-1115	223	1174	S373	-1815	223
1025	S498	555	223	1075	S472	-429	97	1125	S422	-1129	97	1175	S372	-1829	97
1026	S497	541	97	1076	S471	-443	223	1126	S421	-1143	223	1176	S371	-1843	223
1027	S496	527	223	1077	S470	-457	97	1127	S420	-1157	97	1177	S370	-1857	97
1028	S495	513	97	1078	S469	-471	223	1128	S419	-1171	223	1178	S369	-1871	223
1029	S494	499	223	1079	S468	-485	97	1129	S418	-1185	97	1179	S368	-1885	97
1030	S493	485	97	1080	S467	-499	223	1130	S417	-1199	223	1180	S367	-1899	223
1031	S492	471	223	1081	S466	-513	97	1131	S416	-1213	97	1181	S366	-1913	97
1032	S491	457	97	1082	S465	-527	223	1132	S415	-1227	223	1182	S365	-1927	223
1033	S490	443	223	1083	S464	-541	97	1133	S414	-1241	97	1183	S364	-1941	97
1034	S489	429	97	1084	S463	-555	223	1134	S413	-1255	223	1184	S363	-1955	223
1035	S488	415	223	1085	S462	-569	97	1135	S412	-1269	97	1185	S362	-1969	97
1036	S487	401	97	1086	S461	-583	223	1136	S411	-1283	223	1186	S361	-1983	223
1037	S486	387	223	1087	S460	-597	97	1137	S410	-1297	97	1187	S360	-1997	97
1038	S485	373	97	1088	S459	-611	223	1138	S409	-1311	223	1188	S359	-2011	223
1039	S484	359	223	1089	S458	-625	97	1139	S408	-1325	97	1189	S358	-2025	97
1040	S483	345	97	1090	S457	-639	223	1140	S407	-1339	223	1190	S357	-2039	223
1041	S482	331	223	1091	S456	-653	97	1141	S406	-1353	97	1191	S356	-2053	97
1042	S481	317	97	1092	S455	-667	223	1142	S405	-1367	223	1192	S355	-2067	223
1043	DUMMY	303	223	1093	S454	-681	97	1143	S404	-1381	97	1193	S354	-2081	97
1044	DUMMY	289	97	1094	S453	-695	223	1144	S403	-1395	223	1194	S353	-2095	223
1045	DUMMY	275	223	1095	S452	-709	97	1145	S402	-1409	97	1195	S352	-2109	97
1046	DUMMY	247	223	1096	S451	-723	223	1146	S401	-1423	223	1196	S351	-2123	223
1047	DUMMY	219	223	1097	S450	-737	97	1147	S400	-1437	97	1197	S350	-2137	97
1048	DUMMY	191	223	1098	S449	-751	223	1148	S399	-1451	223	1198	S349	-2151	223
1049	DUMMY	163	223	1099	S448	-765	97	1149	S398	-1465	97	1199	S348	-2165	97
1050	DUMMY	135	223	1100	S447	-779	223	1150	S397	-1479	223	1200	S347	-2179	223



No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1201	S346	-2193	97	1251	S296	-2893	97	1301	S246	-3593	97	1351	S196	-4293	97
1202	S345	-2207	223	1252	S295	-2907	223	1302	S245	-3607	223	1352	S195	-4307	223
1203	S344	-2221	97	1253	S294	-2921	97	1303	S244	-3621	97	1353	S194	-4321	97
1204	S343	-2235	223	1254	S293	-2935	223	1304	S243	-3635	223	1354	S193	-4335	223
1205	S342	-2249	97	1255	S292	-2949	97	1305	S242	-3649	97	1355	S192	-4349	97
1206	S341	-2263	223	1256	S291	-2963	223	1306	S241	-3663	223	1356	S191	-4363	223
1207	S340	-2277	97	1257	S290	-2977	97	1307	S240	-3677	97	1357	S190	-4377	97
1208	S339	-2291	223	1258	S289	-2991	223	1308	S239	-3691	223	1358	S189	-4391	223
1209	S338	-2305	97	1259	S288	-3005	97	1309	S238	-3705	97	1359	S188	-4405	97
1210	S337	-2319	223	1260	S287	-3019	223	1310	S237	-3719	223	1360	S187	-4419	223
1211	S336	-2333	97	1261	S286	-3033	97	1311	S236	-3733	97	1361	S186	-4433	97
1212	S335	-2347	223	1262	S285	-3047	223	1312	S235	-3747	223	1362	S185	-4447	223
1213	S334	-2361	97	1263	S284	-3061	97	1313	S234	-3761	97	1363	S184	-4461	97
1214	S333	-2375	223	1264	S283	-3075	223	1314	S233	-3775	223	1364	S183	-4475	223
1215	S332	-2389	97	1265	S282	-3089	97	1315	S232	-3789	97	1365	S182	-4489	97
1216	S331	-2403	223	1266	S281	-3103	223	1316	S231	-3803	223	1366	S181	-4503	223
1217	S330	-2417	97	1267	S280	-3117	97	1317	S230	-3817	97	1367	S180	-4517	97
1218	S329	-2431	223	1268	S279	-3131	223	1318	S229	-3831	223	1368	S179	-4531	223
1219	S328	-2445	97	1269	S278	-3145	97	1319	S228	-3845	97	1369	S178	-4545	97
1220	S327	-2459	223	1270	S277	-3159	223	1320	S227	-3859	223	1370	S177	-4559	223
1221	S326	-2473	97	1271	S276	-3173	97	1321	S226	-3873	97	1371	S176	-4573	97
1222	S325	-2487	223	1272	S275	-3187	223	1322	S225	-3887	223	1372	S175	-4587	223
1223	S324	-2501	97	1273	S274	-3201	97	1323	S224	-3901	97	1373	S174	-4601	97
1224	S323	-2515	223	1274	S273	-3215	223	1324	S223	-3915	223	1374	S173	-4615	223
1225	S322	-2529	97	1275	S272	-3229	97	1325	S222	-3929	97	1375	S172	-4629	97
1226	S321	-2543	223	1276	S271	-3243	223	1326	S221	-3943	223	1376	S171	-4643	223
1227	S320	-2557	97	1277	S270	-3257	97	1327	S220	-3957	97	1377	S170	-4657	97
1228	S319	-2571	223	1278	S269	-3271	223	1328	S219	-3971	223	1378	S169	-4671	223
1229	S318	-2585	97	1279	S268	-3285	97	1329	S218	-3985	97	1379	S168	-4685	97
1230	S317	-2599	223	1280	S267	-3299	223	1330	S217	-3999	223	1380	S167	-4699	223
1231	S316	-2613	97	1281	S266	-3313	97	1331	S216	-4013	97	1381	S166	-4713	97
1232	S315	-2627	223	1282	S265	-3327	223	1332	S215	-4027	223	1382	S165	-4727	223
1233	S314	-2641	97	1283	S264	-3341	97	1333	S214	-4041	97	1383	S164	-4741	97
1234	S313	-2655	223	1284	S263	-3355	223	1334	S213	-4055	223	1384	S163	-4755	223
1235	S312	-2669	97	1285	S262	-3369	97	1335	S212	-4069	97	1385	S162	-4769	97
1236	S311	-2683	223	1286	S261	-3383	223	1336	S211	-4083	223	1386	S161	-4783	223
1237	S310	-2697	97	1287	S260	-3397	97	1337	S210	-4097	97	1387	S160	-4797	97
1238	S309	-2711	223	1288	S259	-3411	223	1338	S209	-4111	223	1388	S159	-4811	223
1239	S308	-2725	97	1289	S258	-3425	97	1339	S208	-4125	97	1389	S158	-4825	97
1240	S307	-2739	223	1290	S257	-3439	223	1340	S207	-4139	223	1390	S157	-4839	223
1241	S306	-2753	97	1291	S256	-3453	97	1341	S206	-4153	97	1391	S156	-4853	97
1242	S305	-2767	223	1292	S255	-3467	223	1342	S205	-4167	223	1392	S155	-4867	223
1243	S304	-2781	97	1293	S254	-3481	97	1343	S204	-4181	97	1393	S154	-4881	97
1244	S303	-2795	223	1294	S253	-3495	223	1344	S203	-4195	223	1394	S153	-4895	223
1245	S302	-2809	97	1295	S252	-3509	97	1345	S202	-4209	97	1395	S152	-4909	97
1246	S301	-2823	223	1296	S251	-3523	223	1346	S201	-4223	223	1396	S151	-4923	223
1247	S300	-2837	97	1297	S250	-3537	97	1347	S200	-4237	97	1397	S150	-4937	97
1248	S299	-2851	223	1298	S249	-3551	223	1348	S199	-4251	223	1398	S149	-4951	223
1249	S298	-2865	97	1299	S248	-3565	97	1349	S198	-4265	97	1399	S148	-4965	97
1250	S297	-2879	223	1300	S247	-3579	223	1350	S197	-4279	223	1400	S147	-4979	223



	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1404	1401	S146		97	1451		-5693	97	1501	S46	-6393	97	1551		-7099	97
1404	1402	S145	-5007	223	1452	S95	-5707	223	1502	S45	-6407	223	1552	G3	-7115	223
1404 S143 S035 S23																
1406																
1400 S141																
1400 S140 S5077 97																
1409 S138	1407	S140		97	1457				1507	S40	-6477	97		G13	-7195	
1409 S138	1408	S139	-5091	223	1458	S89	-5791	223	1508	S39	-6491	223	1558		-7211	223
1410		S138	-5105	97	1459	S88	-5805	97	1509		-6505	97				97
Heat Siss	1410	S137		223	1460	S87	-5819	223	1510	S37		223		G19	-7243	223
1413 S134		S136	-5133	97	1461	S86	-5833	97	1511	S36	-6533	97	1561	G21	-7259	97
1413 S134	1412	S135	-5147	223	1462	S85	-5847	223	1512	S35	-6547	223	1562	G23	-7275	223
1415	1413	S134	-5161	97	1463	S84		97	1513		-6561	97	1563	G25	-7291	97
1416	1414	S133	-5175	223	1464	S83	-5875	223	1514	S33	-6575	223	1564	G27	-7307	223
1417	1415	S132	-5189	97	1465	S82	-5889	97	1515	S32	-6589	97	1565	G29	-7323	97
1418 S129 -5231 223 1468 S79 -5931 223 1518 S29 -6631 223 1568 G35 -7371 223 1419 S128 -5245 97 1469 S78 -5945 97 1519 S28 -6645 97 1669 G37 -7367 97 1420 S127 -5259 223 1470 S777 -5959 223 1520 S27 -6659 223 1570 G39 -7403 223 1421 S126 -5273 97 1471 S76 -5973 97 1521 S26 -6673 97 1571 G41 -7419 97 1422 S125 -5287 223 1472 S75 -5987 223 1522 S25 -6687 223 1572 G43 -7435 223 1423 S124 -5301 97 1473 S74 -6001 97 1523 S24 -6701 97 1573 G45 -7451 97 1425 S122 -5329 97 1473 S74 -6001 97 1524 S23 -6715 223 1574 G47 -7467 223 1425 S122 -5329 97 1477 S70 -6057 97 1526 S22 -6729 97 1575 G49 -7463 97 1426 S121 -5343 223 1476 S71 -6043 223 1526 S21 -6743 223 1576 G51 -7499 223 1427 S120 -5357 97 1477 S70 -6057 97 1527 S20 -6757 97 1577 G53 -7515 97 1428 S119 -5371 223 1480 S67 -6099 223 1530 S117 -6799 223 1580 G55 -7531 223 1431 S116 -5413 97 1481 S66 -6133 97 1531 S16 -8813 97 1581 G65 -7563 223 1436 S115 -5427 223 1484 S63 -6155 223 1534 S13 -6855 223 1584 G67 -7627 223 1436 S111 -5483 223 1484 S68 -6155 223 1534 S13 -6851 223 1586 G71 -7627 223 1435 S115 -5469 97 1487 S60 -6169 97 1535 S12 -6869 97 1585 G69 -7643 97 1440 S106 -5553 97 1448 S66 -6163 97 1536 S12 -8869 97 1586 G71 -7627 223 1435 S115 -5469 97 1448 S66 -6163 97 1536 S12 -8869 97 1586 G71 -7627 223 1436 S115 -5469 97 1488 S68 -6253 97 1536 S12 -8869 97 1586 G71 -7627 97 1436 S115 -5469 97 1488 S68 -6253 97 1536 S12 -8869 97 1586 G71 -7675 97 1436 S115	1416	S131	-5203	223	1466	S81	-5903	223	1516	S31	-6603	223	1566	G31	-7339	223
1419	1417	S130	-5217	97	1467	S80	-5917	97	1517	S30	-6617	97	1567	G33	-7355	97
1420 S127 -5259 223 1470 S77 -5959 223 1520 S27 -6659 223 1570 G39 -7403 223 1421 S126 -5273 97 1471 S76 -5957 97 1521 S26 -6667 97 1571 G41 -7419 97 1422 S125 -5267 223 1472 S75 -5967 223 1522 S25 -6667 223 1572 G43 -7435 223 1423 S124 -5301 97 1473 S74 -6001 97 1523 S24 -6701 97 1573 G45 -7451 97 1424 S123 -5315 223 1474 S73 -6015 223 1524 S23 -6715 223 1574 G47 -7467 223 1425 S122 -5329 97 1475 S72 -6029 97 1525 S22 -6729 97 1575 G49 -7463 97 1426 S121 -5343 223 1476 S71 -6043 223 1526 S21 -6743 223 1576 G51 -7499 223 1427 S120 -5357 97 1477 S70 -6057 97 1527 S20 -6757 97 1577 G53 -7515 97 1428 S119 -5371 223 1480 S67 -6099 223 1528 S19 -6771 223 1578 G55 -7531 223 1430 S117 -5399 223 1480 S67 -6099 223 1530 S17 -6799 223 1580 G59 -7563 223 1433 S116 -5413 97 1481 S66 -6113 97 1531 S16 -6811 97 1581 G61 -7579 97 1434 S113 -5465 223 1486 S61 -6183 223 1536 S112 -6869 97 1584 G67 -7647 97 1438 S112 -5469 97 1488 S64 -6141 97 1533 S14 -6841 97 1583 G65 -7611 97 1438 S110 -5497 97 1488 S69 -6197 97 1537 S10 -6897 97 1587 G73 -7645 97 1438 S110 -5497 97 1488 S69 -6197 97 1537 S10 -6897 97 1588 G75 -7649 223 1444 S66 -6193 97 1537 S10 -6897 97 1588 G67 -7669 223 1444 S103 -5567 223 1489 S58 -6267 223 1544 S3 -6953 97 1589 G67 -7773 97 1444 S105 -5567 223 1489 S55 -6267 223 1544 S3 -6967 223 1599 G83 -7755 223 1444 S103 -5565 223 1486 S61 -6323 23 1544 S3 -6965 97 1599 G89 -7863 97 14445 S102 -5665 97 1495 S55 -6	1418	S129	-5231	223	1468	S79	-5931	223	1518	S29	-6631	223	1568	G35	-7371	223
1421 S126 -5273 97 1471 S76 -5973 97 1521 S26 -6673 97 1571 G41 -7419 97 1422 S125 -5287 223 1472 S75 -5987 223 1522 S25 -6887 223 1572 G43 -7435 223 1423 S124 -5301 97 1473 S74 -6001 97 1523 S24 -6701 97 1573 G45 -7467 223 1425 S122 -5329 97 1475 S72 -6029 97 1525 S22 -6729 97 1575 G49 -7483 97 1426 S121 -5343 223 1476 S71 -6043 223 1526 S21 -6743 223 1576 G51 -7489 223 1428 S119 -5371 223 1478 S68 -6071 223 1527 <	1419	S128	-5245	97	1469	S78	-5945	97	1519	S28	-6645	97	1669	G37	-7387	97
1422 S125 -5287 223 1472 S75 -5987 223 1522 S25 -6887 223 1572 G43 -7435 223 1424 S123 -5315 223 1474 S73 -6015 223 1524 -6701 97 1573 G45 -7467 223 1425 S122 -5315 223 1476 S73 -6015 223 1524 S23 -6715 223 1576 G47 -7467 223 1425 S120 -5357 97 1476 S71 -6043 223 1526 S21 -6743 223 1576 G51 -7489 223 1428 S119 -5371 223 1479 S68 -6057 97 1527 S20 -6757 97 1577 G53 -7515 97 1428 S118 -5375 97 1477 S68 -6085 97 1529 S18	1420	S127	-5259	223	1470	S77	-5959	223	1520	S27	-6659	223	1570	G39	-7403	223
1423 S124 -5301 97	1421	S126	-5273	97	1471	S76	-5973	97	1521	S26	-6673	97	1571	G41	-7419	97
1424 S123 -5315 223 1474 S73 -6015 223 1524 S23 -6715 223 1574 G47 -7467 223 1425 S122 -5329 97 1475 S72 -6029 97 1525 S22 -6729 97 1575 G49 -7483 97 1426 S121 -5333 223 1476 S71 -6043 223 1526 S21 -6743 223 1576 G51 -7499 223 1427 S120 -5357 97 1477 S70 -6057 97 1527 S20 -6757 97 1577 G53 -7515 97 1428 S119 -5371 223 1478 S69 -6071 223 1528 S19 -6771 223 1576 655 -7531 223 1429 S118 -5399 223 1480 S67 -6099 223 1530	1422	S125	-5287	223	1472	S75	-5987	223	1522	S25	-6687	223	1572	G43	-7435	223
1425 S122 -5329 97 1475 S72 -6029 97 1525 S22 -6729 97 1575 G49 -7483 97 1426 S121 -5343 223 1476 S71 -6043 223 1526 S21 -6743 223 1576 G51 -7499 223 1428 S119 -5357 97 1477 S70 -6057 97 1527 S20 -6757 97 1577 G53 -7515 97 1429 S118 -5385 97 1479 S68 -6085 97 1529 S18 -6785 97 1579 G57 -7547 97 1430 S117 -5399 223 1480 S667 -6099 223 1530 S17 -6799 223 1580 G59 -7563 223 1431 S116 -5413 97 1481 S66 -6113 97 1531 <td< td=""><td>1423</td><td>S124</td><td>-5301</td><td>97</td><td>1473</td><td>S74</td><td>-6001</td><td>97</td><td>1523</td><td>S24</td><td>-6701</td><td>97</td><td>1573</td><td>G45</td><td>-7451</td><td>97</td></td<>	1423	S124	-5301	97	1473	S74	-6001	97	1523	S24	-6701	97	1573	G45	-7451	97
1426 S121 -5343 223 1476 S71 -6043 223 1526 S21 -6743 223 1576 G51 -7499 223 1427 S120 -5357 97 1477 S70 -6057 97 1527 S20 -6757 97 1577 G53 -7515 97 1428 S119 -5371 223 1478 S69 -6071 223 1528 S19 -6771 223 1576 G55 -7531 223 1429 S118 -5385 97 1479 S68 -6085 97 1529 S18 -6785 97 1579 G57 -7547 97 1430 S117 -5399 223 1480 S66 -6113 97 1531 S16 -6813 97 1581 G61 -7579 97 1432 S115 -5447 223 1482 S65 -6125 223 1533 <		S123		223	1474	S73	-6015	223	1524		-6715	223		G47		223
1426 S121 -5343 223 1476 S71 -6043 223 1526 S21 -6743 223 1576 G51 -7499 223 1427 S120 -5357 97 1477 S70 -6057 97 1527 S20 -6757 97 1577 G53 -7515 97 1428 S119 -5371 223 1478 S69 -6071 223 1528 S19 -6771 223 1576 G55 -7531 223 1429 S118 -5385 97 1479 S68 -6085 97 1529 S18 -6785 97 1579 G57 -7547 97 1430 S117 -5399 223 1480 S66 -6113 97 1531 S16 -6813 97 1581 G61 -7579 97 1432 S115 -5447 223 1482 S65 -6125 223 1533 <				97	1475		-6029	97						G49	-7483	97
1427 S120 -5357 97 1477 S70 -6057 97 1527 S20 -6757 97 1578 G53 -7515 97 1428 S119 -5371 223 1478 S69 -6071 223 1528 S19 -6771 223 1578 G55 -7531 223 1429 S118 -5385 97 1479 S68 -6085 97 1529 S18 -6785 97 1579 G57 -7547 97 1430 S117 -5399 223 1480 S67 -6099 223 1530 S17 -6799 223 1580 G59 -7563 223 1431 S115 -5447 223 1482 S65 -6127 223 1532 S115 -6827 223 1582 G63 -7595 223 1433 S112 -5469 97 1483 S64 -6169 97 1535		S121		223	1476		-6043	223	1526			223		G51	-7499	223
1428 S119 -5371 223 1478 S69 -6071 223 1528 S19 -6771 223 1578 G55 -7531 223 1429 S118 -5385 97 1479 S68 -6085 97 1529 S18 -6785 97 1579 G57 -7547 97 1430 S117 -5399 223 1480 S67 -6099 223 1530 S17 -6799 223 1580 G59 -7563 223 1431 S116 -5413 97 1481 S66 -6113 97 1531 S16 -6813 97 1581 G61 -7579 97 1433 S114 -5441 97 1483 S64 -6141 97 1533 S14 -6841 97 1583 G65 -7611 97 1435 S112 -5469 97 1485 S62 -6169 97 1537		S120		97	1477	S70		97	1527			97		G53		97
1430 S117 -5399 223 1480 S67 -6099 223 1530 S17 -6799 223 1580 G59 -7563 223 1431 S116 -5413 97 1481 S66 -6113 97 1531 S16 -6813 97 1581 G61 -7579 97 1432 S115 -5427 223 1482 S65 -6127 223 1532 S15 -6827 223 1582 G63 -7595 223 1433 S114 -5441 97 1483 S64 -6141 97 1533 S14 -6841 97 1583 G65 -7611 97 1435 S112 -5469 97 1485 S62 -6169 97 1535 S12 -6869 97 1585 G69 -7643 97 1436 S111 -5483 223 1486 S61 -6183 223 1536 <t< td=""><td>1428</td><td>S119</td><td>-5371</td><td>223</td><td>1478</td><td>S69</td><td>-6071</td><td>223</td><td>1528</td><td>S19</td><td>-6771</td><td>223</td><td>1578</td><td>G55</td><td>-7531</td><td>223</td></t<>	1428	S119	-5371	223	1478	S69	-6071	223	1528	S19	-6771	223	1578	G55	-7531	223
1431 S116 -5413 97 1481 S66 -6113 97 1531 S16 -6813 97 1581 G61 -7579 97 1432 S115 -5427 223 1482 S65 -6127 223 1532 S15 -6827 223 1582 G63 -7595 223 1433 S114 -5441 97 1483 S64 -6141 97 1533 S14 -6841 97 1583 G65 -7611 97 1434 S113 -5455 223 1484 S63 -6155 223 1534 S13 -6855 223 1584 G67 -7627 223 1435 S112 -5469 97 1485 S62 -6169 97 1535 S12 -6869 97 1585 G69 -7643 97 1436 S111 -5483 223 1486 S61 -6183 223 1536 <t< td=""><td>1429</td><td>S118</td><td>-5385</td><td>97</td><td>1479</td><td>S68</td><td>-6085</td><td>97</td><td>1529</td><td>S18</td><td>-6785</td><td>97</td><td>1579</td><td>G57</td><td>-7547</td><td>97</td></t<>	1429	S118	-5385	97	1479	S68	-6085	97	1529	S18	-6785	97	1579	G57	-7547	97
1432 S115 -5427 223 1482 S65 -6127 223 1532 S15 -6827 223 1582 G63 -7595 223 1433 S114 -5441 97 1483 S64 -6141 97 1533 S14 -6841 97 1583 G65 -7611 97 1434 S113 -5455 223 1484 S63 -6155 223 1534 S13 -6855 223 1584 G67 -7627 223 1435 S112 -5469 97 1485 S62 -6169 97 1535 S12 -6869 97 1585 G69 -7643 97 1436 S111 -5483 223 1486 S61 -6183 223 1536 S11 -6883 223 1586 G71 -7659 223 1437 S110 -5497 97 1487 S60 -6197 97 1537	1430	S117	-5399	223	1480	S67	-6099	223	1530	S17	-6799	223	1580	G59	-7563	223
1433 S114 -5441 97 1483 S64 -6141 97 1533 S14 -6841 97 1583 G65 -7611 97 1434 S113 -5455 223 1484 S63 -6155 223 1534 S13 -6855 223 1584 G67 -7627 223 1435 S112 -5469 97 1485 S62 -6169 97 1535 S12 -6869 97 1585 G69 -7643 97 1436 S111 -5483 223 1486 S61 -6183 223 1536 S11 -6887 97 1586 G71 -7659 223 1437 S110 -5497 97 1488 S59 -6211 223 1538 S9 -6911 223 1588 G75 -7691 223 1438 S109 -5525 97 1489 S58 -6225 97 1539 <td< td=""><td>1431</td><td>S116</td><td>-5413</td><td>97</td><td>1481</td><td>S66</td><td>-6113</td><td>97</td><td>1531</td><td>S16</td><td>-6813</td><td>97</td><td>1581</td><td>G61</td><td>-7579</td><td>97</td></td<>	1431	S116	-5413	97	1481	S66	-6113	97	1531	S16	-6813	97	1581	G61	-7579	97
1434 S113 -5455 223 1484 S63 -6155 223 1534 S13 -6855 223 1584 G67 -7627 223 1435 S112 -5469 97 1485 S62 -6169 97 1535 S12 -6869 97 1585 G69 -7643 97 1436 S111 -5483 223 1486 S61 -6183 223 1536 S11 -6883 223 1586 G71 -7659 223 1437 S110 -5497 97 1487 S60 -6197 97 1537 S10 -6897 97 1587 G73 -7675 97 1438 S109 -5511 223 1488 S59 -6211 223 1538 S9 -6911 223 1588 G75 -7691 223 1440 S107 -5539 223 1490 S57 -6239 223 1540	1432	S115	-5427	223	1482	S65	-6127	223	1532	S15	-6827	223	1582	G63	-7595	223
1435 S112 -5469 97 1485 S62 -6169 97 1535 S12 -6869 97 1585 G69 -7643 97 1436 S111 -5483 223 1486 S61 -6183 223 1536 S11 -6883 223 1586 G71 -7659 223 1437 S110 -5497 97 1487 S60 -6197 97 1537 S10 -6887 97 1587 G73 -7675 97 1438 S109 -5511 223 1488 S59 -6211 223 1538 S9 -6911 223 1588 G75 -7691 223 1439 S108 -5525 97 1489 S58 -6225 97 1539 S8 -6925 97 1589 G77 -7707 97 1440 S107 -5539 223 1490 S57 -6239 223 1540	1433	S114	-5441	97	1483	S64	-6141	97	1533	S14	-6841	97	1583	G65	-7611	97
1436 S111 -5483 223 1486 S61 -6183 223 1536 S11 -6883 223 1586 G71 -7659 223 1437 S110 -5497 97 1487 S60 -6197 97 1537 S10 -6897 97 1588 G73 -7675 97 1438 S109 -5511 223 1488 S59 -6211 223 1538 S9 -6911 223 1588 G75 -7691 223 1440 S107 -5539 223 1490 S57 -6239 223 1540 S7 -6939 223 1590 G79 -7723 223 1441 S106 -5553 97 1491 S56 -6253 97 1541 S6 -6953 97 1591 G81 -7739 97 1442 S105 -5567 223 1492 S55 -6267 223 1542 <	1434	S113	-5455	223	1484	S63	-6155	223	1534	S13	-6855	223	1584	G67	-7627	223
1437 S110 -5497 97 1487 S60 -6197 97 1537 S10 -6897 97 1587 G73 -7675 97 1438 S109 -5511 223 1488 S59 -6211 223 1538 S9 -6911 223 1588 G75 -7691 223 1440 S107 -5539 223 1490 S57 -6239 223 1540 S7 -6939 223 1590 G79 -7723 223 1441 S106 -5553 97 1491 S56 -6253 97 1541 S6 -6963 97 1591 G81 -7739 97 1442 S105 -5567 223 1492 S55 -6267 223 1542 S5 -6967 223 1592 G83 -7755 223 1443 S104 -5581 97 1493 S54 -6281 97 1543	1435	S112	-5469	97	1485	S62	-6169	97	1535	S12	-6869	97	1585	G69	-7643	97
1438 S109 -5511 223 1488 S59 -6211 223 1538 S9 -6911 223 1588 G75 -7691 223 1439 S108 -5525 97 1489 S58 -6225 97 1539 S8 -6925 97 1589 G77 -7707 97 1440 S107 -5539 223 1490 S57 -6239 223 1540 S7 -6939 223 1590 G79 -7723 223 1441 S106 -5553 97 1491 S56 -6253 97 1541 S6 -6953 97 1591 G81 -7739 97 1442 S105 -5567 223 1492 S55 -6267 223 1542 S5 -6967 223 1592 G83 -7755 223 1443 S104 -5581 97 1493 S54 -6281 97 1543 S	1436	S111	-5483	223	1486	S61	-6183	223	1536	S11	-6883	223	1586	G71	-7659	223
1439 \$\text{S}108\$ -5525 97 1489 \$\text{S}58\$ -6225 97 1539 \$\text{S}8\$ -6925 97 1589 \$\text{G}77\$ -7707 97 1440 \$\text{S}107\$ -5539 223 1490 \$\text{S}7\$ -6239 223 1540 \$\text{S}7\$ -6939 223 1590 \$\text{G}79\$ -7723 223 1441 \$\text{S}106\$ -5553 97 1491 \$\text{S}6\$ -6253 97 1541 \$\text{S}6\$ -6953 97 1591 \$\text{G}81\$ -7739 97 1442 \$\text{S}105\$ -5567 223 1492 \$\text{S}5\$ -6267 223 1542 \$\text{S}5\$ -6967 223 1592 \$\text{G}83 -7755 223 1443 \$\text{S}104\$ -5581 97 1493 \$\text{S}54\$ -6281 97 1543 \$\text{S}4\$ -6981 97 1593 \$\text{G}85\$ -7771 97 1444 \$\	1437	S110	-5497	97	1487	S60	-6197	97	1537	S10	-6897	97	1587	G73	-7675	97
1440 \$\text{S107}\$ -5539 \$\text{223}\$ 1490 \$\text{S57}\$ -6239 \$\text{223}\$ 1540 \$\text{S7}\$ -6939 \$\text{223}\$ 1590 \$\text{G79}\$ -7723 \$\text{223}\$ 1441 \$\text{S106}\$ -5553 97 1491 \$\text{S6}\$ -6253 97 1541 \$\text{S6}\$ -6953 97 1591 \$\text{G81}\$ -7739 97 1442 \$\text{S105}\$ -5567 223 1492 \$\text{S55}\$ -6267 223 1542 \$\text{S5}\$ -6967 223 1592 \$\text{G83}\$ -7755 223 1443 \$\text{S104}\$ -5581 97 1493 \$\text{S54}\$ -6281 97 1543 \$\text{S4}\$ -6981 97 1593 \$\text{G85}\$ -7771 97 1444 \$\text{S103}\$ -5595 223 1494 \$\text{S53}\$ -6295 223 1544 \$\text{S3}\$ -6995 223 1594 \$\text{G87}\$ -7787 223	1438	S109	-5511	223	1488	S59	-6211	223	1538	S9	-6911	223	1588	G75	-7691	223
1441 \$106 -5553 97 1491 \$56 -6253 97 1541 \$6 -6953 97 1591 \$681 -7739 97 1442 \$105 -5567 223 1492 \$55 -6267 223 1542 \$5 -6967 223 1592 \$683 -7755 223 1443 \$104 -5581 97 1493 \$54 -6281 97 1543 \$4 -6981 97 1593 \$685 -7771 97 1444 \$103 -5595 223 1494 \$53 -6295 223 1544 \$3 -6995 223 1594 \$687 -7787 223 1445 \$102 -5609 97 1495 \$52 -6309 97 1545 \$2 -7009 97 1595 \$689 -7803 97 1446 \$101 -5623 223 1496 \$51 -6323 223 1546 <t< td=""><td>1439</td><td>S108</td><td>-5525</td><td>97</td><td>1489</td><td>S58</td><td>-6225</td><td>97</td><td>1539</td><td>S8</td><td>-6925</td><td>97</td><td>1589</td><td>G77</td><td>-7707</td><td>97</td></t<>	1439	S108	-5525	97	1489	S58	-6225	97	1539	S8	-6925	97	1589	G77	-7707	97
1442 S105 -5567 223 1492 S55 -6267 223 1542 S5 -6967 223 1592 G83 -7755 223 1443 S104 -5581 97 1493 S54 -6281 97 1543 S4 -6981 97 1593 G85 -7771 97 1444 S103 -5595 223 1494 S53 -6295 223 1544 S3 -6995 223 1594 G87 -7787 223 1445 S102 -5609 97 1495 S52 -6309 97 1545 S2 -7009 97 1595 G89 -7803 97 1446 S101 -5623 223 1496 S51 -6323 223 1546 S1 -7023 223 1596 G91 -7819 223 1447 S100 -5637 97 1497 S50 -6337 97 1547 D	1440	S107	-5539	223	1490	S57	-6239	223	1540	S7	-6939	223	1590	G79	-7723	223
1443 \$104 -5581 97 1493 \$54 -6281 97 1543 \$4 -6981 97 1593 \$685 -7771 97 1444 \$103 -5595 223 1494 \$53 -6295 223 1544 \$3 -6995 223 1594 \$687 -7787 223 1445 \$102 -5609 97 1495 \$52 -6309 97 1545 \$2 -7009 97 1595 \$689 -7803 97 1446 \$101 -5623 223 1496 \$51 -6323 223 1546 \$1 -7023 223 1596 \$691 -7819 223 1447 \$100 -5637 97 1497 \$50 -6337 97 1547 \$DUMMY -7037 97 1598 \$695 -7851 223 1448 \$99 -5651 223 1498 \$49 -6351 223 1548	1441	S106	-5553	97	1491	S56	-6253	97	1541	S6	-6953	97	1591	G81	-7739	97
1444 \$103 -5595 \$223 \$1494 \$53 -6295 \$223 \$1544 \$S3 -6995 \$223 \$1594 \$G87 -7787 \$223 1445 \$102 -5609 97 \$1495 \$S52 -6309 97 \$1545 \$S2 -7009 97 \$1595 \$G89 -7803 97 1446 \$S101 -5623 \$223 \$1496 \$S51 -6323 \$223 \$1546 \$S1 -7023 \$223 \$1596 \$G91 -7819 \$223 1447 \$S100 -5637 97 \$1497 \$S50 -6337 97 \$1547 \$DUMMY -7037 97 \$1597 \$G93 -7835 97 1448 \$S99 -5651 \$223 \$1498 \$49 -6351 \$223 \$1548 \$DUMMY -7051 \$223 \$1598 \$G95 -7851 \$223 1449 \$S98 -5665 97 \$1499 \$48 -6365	1442	S105	-5567	223	1492	S55	-6267	223	1542	S5	-6967	223	1592	G83	-7755	223
1445 S102 -5609 97 1495 S52 -6309 97 1545 S2 -7009 97 1595 G89 -7803 97 1446 S101 -5623 223 1496 S51 -6323 223 1546 S1 -7023 223 1596 G91 -7819 223 1447 S100 -5637 97 1497 S50 -6337 97 1547 DUMMY -7037 97 1597 G93 -7835 97 1448 S99 -5651 223 1498 S49 -6351 223 1548 DUMMY -7051 223 1598 G95 -7851 223 1449 S98 -5665 97 1499 S48 -6365 97 1549 DUMMY -7067 97 1599 G97 -7867 97	1443	S104	-5581	97	1493	S54	-6281	97	1543	S4	-6981	97	1593	G85	-7771	97
1445 S102 -5609 97 1495 S52 -6309 97 1545 S2 -7009 97 1595 G89 -7803 97 1446 S101 -5623 223 1496 S51 -6323 223 1546 S1 -7023 223 1596 G91 -7819 223 1447 S100 -5637 97 1497 S50 -6337 97 1547 DUMMY -7037 97 1597 G93 -7835 97 1448 S99 -5651 223 1498 S49 -6351 223 1548 DUMMY -7051 223 1598 G95 -7851 223 1449 S98 -5665 97 1499 S48 -6365 97 1549 DUMMY -7067 97 1599 G97 -7867 97	1444	S103	-5595	223	1494	S53	-6295	223	1544	S3	-6995	223	1594	G87	-7787	223
1446 S101 -5623 223 1496 S51 -6323 223 1546 S1 -7023 223 1596 G91 -7819 223 1447 S100 -5637 97 1497 S50 -6337 97 1547 DUMMY -7037 97 1597 G93 -7835 97 1448 S99 -5651 223 1498 S49 -6351 223 1548 DUMMY -7051 223 1598 G95 -7851 223 1449 S98 -5665 97 1499 S48 -6365 97 1549 DUMMY -7067 97 1599 G97 -7867 97		S102	-5609	97		S52		97		S2		97	1595	G89	-7803	97
1447 \$\$100 -5637 97 1497 \$\$50 -6337 97 1547 DUMMY -7037 97 1597 G93 -7835 97 1448 \$99 -5651 223 1498 \$49 -6351 223 1548 DUMMY -7051 223 1598 G95 -7851 223 1449 \$98 -5665 97 1499 \$48 -6365 97 1549 DUMMY -7067 97 1599 G97 -7867 97		S101	-5623	223	1496	S51		223	1546	S1		223	1596	G91	-7819	223
1448 S99 -5651 223 1498 S49 -6351 223 1548 DUMMY -7051 223 1598 G95 -7851 223 1449 S98 -5665 97 1499 S48 -6365 97 1549 DUMMY -7067 97 1599 G97 -7867 97	1447	S100	-5637	97	1497	S50	-6337	97	1547	DUMMY	-7037	97	1597	G93	-7835	97
1449 S98 -5665 97 1499 S48 -6365 97 1549 DUMMY -7067 97 1599 G97 -7867 97																223
		S98		97	1499	S48			1549	DUMMY	-7067		1599	G97	-7867	97
	1450	S97	-5679	223	1500	S47	-6379	223	1550	DUMMY	-7083	223	1600	G99	-7883	223



No.	Pad name	X	Y	No.
1601	G101	-7899	97	1651
1602	G103	-7915	223	1652
1603	G105	-7931	97	1653
1604	G107	-7947	223	1654
1605	G109	-7963	97	1655
1606	G111	-7979	223	1656
1607	G113	-7995	97	1657
1608	G115	-8011	223	1658
1609	G117	-8027	97	1659
1610	G119	-8043	223	1660
1611	G121	-8059	97	1661
1612	G123	-8075	223	1662
1613	G125	-8091	97	1663
1614	G127	-8107	223	1664
1615	G129	-8123	97	1665
1616	G131	-8139	223	1666
1617	G133	-8155	97	1667
1618	G135	-8171	223	1668
1619	G137	-8187	97	1669
1620	G139	-8203	223	1670
1621	G141	-8219	97	1671
1622	G143	-8235	223	1672
1623	G145	-8251	97	
1624	G147	-8267	223	
1625	G149	-8283	97	
1626	G151	-8299	223	
1627	G153	-8315	97	
1628	G155	-8331	223	
1629	G157	-8347	97	
1630	G159	-8363	223	
1631	G161	-8379	97	
1632	G163	-8395	223	
1633	G165	-8411	97	
1634	G167	-8427	223	
1635	G169	-8443	97	
1636	G171	-8459	223	
1637	G173	-8475	97	
1638	G175	-8491	223	
1639	G177	-8507	97	
1640	G179	-8523	223	
1641	G181	-8539	97	
1642	G183	-8555	223	
1643	G185	-8571	97	
1644	G187	-8587	223	
1645	G189	-8603	97	
1646	G191	-8619	223	
1647	G193	-8635	97	
		:		

1648

1649

1650

G195

G197

G199

-8651

-8667

-8683

223

97


223

No.	Pad name	Χ	Υ
1651	G201	-8699	97
1652	G203	-8715	223
1653	G205	-8731	97
1654	G207	-8747	223
1655	G209	-8763	97
1656	G211	-8779	223
1657	G213	-8795	97
1658	G215	-8811	223
1659	G217	-8827	97
1660	G219	-8843	223
1661	G221	-8859	97
1662	G223	-8875	223
1663	G225	-8891	97
1664	G227	-8907	223
1665	G229	-8923	97
1666	G231	-8939	223
1667	G233	-8955	97
1668	G235	-8971	223
1669	G237	-8987	97
1670	G239	-9003	223
1671	DUMMY	-9019	97
1672	DUMMY	-9035	223
	1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670	1652 G203 1653 G205 1654 G207 1655 G209 1656 G211 1657 G213 1658 G215 1659 G217 1660 G219 1661 G221 1662 G223 1663 G225 1664 G227 1665 G229 1666 G231 1667 G233 1668 G235 1669 G237 1670 G239 1671 DUMMY	1652 G203 -8715 1653 G205 -8731 1654 G207 -8747 1655 G209 -8763 1656 G211 -8779 1657 G213 -8795 1658 G215 -8811 1659 G217 -8827 1660 G219 -8843 1661 G221 -8859 1662 G223 -8875 1663 G225 -8891 1664 G227 -8907 1665 G229 -8923 1666 G231 -8939 1667 G233 -8955 1668 G235 -8971 1669 G237 -8987 1670 G239 -9003 1671 DUMMY -9019

Alignment mark	Х	Υ
A1	-9200	225
A2	9200	225



6.1. Bump Arrangement







7. Function Description

7.1. MPU interfaces

ILI9342 provides the 8-/9-/16-/18-bit parallel system interface for 8080 series and 6800 series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] bits of 3Ah register.

7.1.1. MPU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

IM3	IM2	IM1	IMO	MPU-Interface Mode	Pins in use
0	0	0	0	6800 MPU 8-bit bus interface	DB[7:0],R/WX,E,CSX,D/CX
0	0	0	1	6800 MPU 9-bit bus interface	DB[8:0] ,R/WX,E,CSX,D/CX
0	0	1	0	6800 MPU 16-bit bus interface	DB[15:0] ,R/WX,E,CSX,D/CX
0	0	1	1	6800 MPU 18-bit bus interface	DB[17:0] ,R/WX,E,CSX,D/CX
0	1	0	0	8080 MPU 8-bit bus interface	DB[7:0],WRX,RDX,CSX,D/CX
0	1	0	1	8080 MPU 9-bit bus interface	DB[8:0] ,WRX,RDX,CSX,D/CX
0	1	1	0	8080 MPU 16-bit bus interface	DB[15:0] ,WRX,RDX,CSX,D/CX
0	1	1	1	8080 MPU 18-bit bus interface	DB[17:0] ,WRX,RDX,CSX,D/CX
1	1	0	1	3-wire 9-bit data serial interface	SCL,SDA,CSX
1	1	1	1	4-wire 8-bit data serial interface	SCL,SDA,D/CX,CSX





7.1.2. 8080-Series Parallel Interface

ILI9342 can be accessed via 8-/9-/16-/18-bit MPU 8080-series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9342 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and DB[17:0] is parallel data bus.

ILI9342 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080-series bi-directional interface can be used for communication between the MPU controller and LCD driver chip. The 8080-interface selection is done when IM3 pin is low state (DGND level). Interface bus width can be selected by IM [3:0] bits.

The selection of 8080-series parallel interface is shown as the table in the following.


IM3	IM2	IM1	IM0	MPU-Interface Mode	CSX	WRX	RDX	D/CX	Function
					"L"	ſ	"H"	"L"	Write command code.
	4			2000 MDI I O bit bus interfere	"L"	"H"	ſ	"H"	Read internal status.
0	1	0	0	8080 MPU 8-bit bus interface	"L"	-	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	-	"H"	"L"	Write command code.
	4			0000 MDU 0 hit has interfere	"L"	"H"	ſ	"H"	Read internal status.
0	1	0	1	8080 MPU 9-bit bus interface	"L"	Ţ	"H"	"H"	Write parameter or display data.
				"L"	"H"	ſ	"H"	Reads parameter or display data.	
					"L"	Ţ	"H"	"L"	Write command code.
	4			0000 MDU 40 kit kwa intanfa a	"L"	"H"	ſ	"H"	Read internal status.
0	1	1	0	8080 MPU 16-bit bus interface	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	Ţ	"H"	"L"	Write command code.
			0000 MDU 40 hit have into 5	"L"	"H"	ſ	"H"	Read internal status.	
U	0 1 1	1	8080 MPU 18-bit bus interface	"L"	_	"H"	"H"	Write parameter or display data.	
			"L"	"H"	ſ	"H"	Reads parameter or display data.		




7.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080 MPU interface.



Note: WRX is an unsynchronized signal (It can be stopped)







7.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080 MPU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.





7.1.5. 6800-Series Parallel Interface

ILI9342 can be accessed via 8-/9-/16-/18-bit MPU parallel interface with 6800-series. The chip-select CSX (active low) signal is used to enable or disable ILI9342. The RESX (active low) signal is an external reset signal. The E signal is the enable signal of Read/Write operation. The R/WX is the select signal for Read/Write operation and D [17:0] is parallel data.

ILI9342 supports two kinds of interface operation, Fixed E mode and Clocked E mode. In Clocked E mode, host reads the data at the falling edge of E signal when R/WX ='1' and writes the data at the falling of E signal when R/WX ='0'. In Fixed E mode, host reads the data at rising edge of CSX signal when R/WX='1' and writes the data at rising edge of CSX signal when R/WX='0'. The D/CX is a control signal which tells if the information on D [17:0] is a command or a data. When D/CX='1', the information of D [17:0] bits are display RAM data or command parameters. When D/CX='0', the information of DB[17:0] bits are commands.

The 6800-series bi-directional interface can be used for communication between micro controller host and LCD driver chip. The Interface bus width can be selected by IM [3:0] bits.

MPU 6800-series interface supports two modes: Fixed E and Clocked E. The functions are shown as below:

IM3	IM2	IM1	IM0	MPU Interface Mode	CSX	R/WX	Е	D/CX	Function
0	0	0	0	6800-series MPU 8-bit interface (Fixed E mode)	ſ	"L"	"H"	"L"	Write command code.
					4	"H"	"H"	"H"	Read internal status.
					4	"L"	"H"	"H"	Write parameter or display data.
					1	"H"	"H"	"H"	Reads parameter or display data.
	0	0	1	6800-series MPU 9-bit interface (Fixed E mode)	1	"L"	"H"	"L"	Write command code.
0						"H"	"H"	"H"	Read internal status.
					ſ	"L"	"H"	"H"	Write parameter or display data.
					1	"H"	"H"	"H"	Reads parameter or display data.
	0	1	0	6800-series MPU 16-bit interface (Fixed E mode)		"L"	"H"	"L"	Write command code.
0					ſ	"H"	"H"	"H"	Read internal status.
					1	"L"	"H"	"H"	Write parameter or display data.
					1	"H"	"H"	"H"	Reads parameter or display data.
0	0	1	1	6800-series MPU 18-bit interface (Fixed E mode)	k -)	"L"	"H"	"L"	Write command code.
					F	"H"	"H"	"H"	Read internal status.
					F	"L"	"H"	"H"	Write parameter or display data.
					1	"H"	"H"	"H"	Reads parameter or display data.





IM3	IM2	IM1	IM0	MPU Interface Mode	CSX	R/WX	Е	D/CX	Function
0	0	0	0	6800-series MPU 8-bit interface (Clocked E mode)	"L"	"L"	\downarrow	"L"	Write command code.
					"L"	"H"	7	"H"	Read internal status.
					"L"	"L"	7	"H"	Write parameter or display data.
					"L"	"H"	7_	"H"	Reads parameter or display data.
	0	0	1	6800-series MPU 9-bit interface (Clocked E mode)	"L"	"L"	Ţ	"L"	Write command code.
0					"L"	"H"	Ţ	"H"	Read internal status.
					"L"	"L"	7	"H"	Write parameter or display data.
					"L"	"H"	Ţ	"H"	Reads parameter or display data.
	0	1	0	6800-series MPU 16-bit interface (Clocked E mode)	"L"	"L"	7	"L"	Write command code.
0					"L"	"H"	7	"H"	Read internal status.
					"L"	"L"	7	"H"	Write parameter or display data.
					"L"	"H"	7	"H"	Reads parameter or display data.
	0	1	1	6800-series MPU 18-bit interface (Clocked E mode)	"L"	"L"	7	"L"	Write command code.
0					"L"	"H"		"H"	Read internal status.
					"L"	"L"	7	"H"	Write parameter or display data.
					"L"	"H"	7_	"H"	Reads parameter or display data.






7.1.6. Write Cycle Sequence


During a write cycle, host writes commands or data to ILI9342 via the interface. The 6800-series MPU interface supports two modes: Fixed E mode and Clocked E mode. Both modes utilize CSX, D/CX, R/WX and E signals as well as all eight (D [7:0]), nine (D [8:0]), sixteen (D [15:0]) and eighteen (D [17:0]) information signals. D/CX is driven to "low" while a command is present on the interface and pulled to "high" when data is on the interface.

Fixed E mode write cycle is described in the figure below.




Note: (1) E signal is tied up to "high" in Fixed E mode.

(2) CSX is unsynchronized signal (it can be stopped).






Clocked E mode write cycle is described in the figure below.



Note: (1) E is an unsynchronized signal (It can be stopped).

(2) CSX is asserted (taken low) for the same duration as the information signals.






7.1.7. Read Cycle Sequence


During a read cycle, host processor reads information (command or/and data) from ILI9342 via the interface. The 6800-series MPU interface supports two modes: Fixed E mode and Clocked E mode. Both modes utilize CSX, D/CX, R/WX and E signals as well as all eight (D [7:0]), nine (D [8:0]), sixteen (D [15:0]) and eighteen (D [17:0]) information signals. D/CX is driven to "low" during the entire read cycle.

Fixed E mode read cycle is described in the figure below.





Clocked E mode write cycle is described in the figure below.





7.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.


IM3	IM2	IM1	IM0	MPU-Interface Mode	CSX	D/CX	SCL	Function
1	1	0	1	3-line serial interface	"L"	-	<u></u>	Read/Write command, parameter or display data.
1	1	1	1	4-line serial interface	"L"	'H/L"	1	Read/Write command, parameter or display data.

ILI9342 supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and ILI9342. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA) for data transmission. The data bus (D [17:0]), which are not used, must be connected to DGND. Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary.

7.1.9. Write Cycle Sequence


The write mode of the interface means that host writes commands or data to ILI9342. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any order to ILI9342 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.







Data Format for 4-line Serial Interface



Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by ILI9342 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.










7.1.10. Read Cycle Sequence


The read mode of interface means that the host reads register's parameter or display data from ILI9342. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. ILI9342 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

3-wire Serial Interface Protocol













4-wire Serial Interface Protocol






4-line Serial Protocol (for RDDID command: 24-bit read)




4-line Serial Protocol (for RDDST command: 32-bit read)






7.1.11. Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.




If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.





If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.






7.1.12. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then ILI9342 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select pin is next enabled as shown below.


This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter






7.1.13. Serial Interface Pause (3_wire)



7.1.14. Parallel Interface Pause








7.1.15. Data Transfer Mode

ILI9342 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

7.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



7.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Start						Stop	
Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	 Any Command	

Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.





7.2. RGB Interface

7.2.1. RGB Interface Selection

ILI9342 has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins.

ILI9340 supports several pixel formats that can be selected by DPI [2:0] bits of "Pixel Format Set (3Ah)" and RIM bit of RF6h command. The selection of a given interfaces is done by setting RCM [1:0] and DPI [2:0] as show in the following table.

RCM	1[1:0]	RIM	[DPI[2:0]	RGB Interface Mode	RGB Mode	Used Pins
1	0	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DE, DOTCLK, DB[17:0]
1	0	0	1	0	1	16-bit RGB interface (65K colors)	DE Mode	VSYNC, HSYNC, DE, DOTCLK, DB[15:0]
1	0	1	1	1	0	6-bit RGB interface (262K colors)	Valid data is determined by the DE signal	VSYNC, HSYNC, DE, DOTCLK, DB[5:0]
1	0	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DE, DOTCLK, DB[5:0]
1	1	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DOTCLK, DB[17:0]
1	1	0	1	0	1	16-bit RGB interface (65K colors)	SYNC Mode In SYNC mode, DE signal is	VSYNC, HSYNC, DOTCLK, DB[15:0]
1	1	1	1	1	0	6-bit RGB interface (262K colors)	ignored; blanking porch is determined by B5h command.	VSYNC, HSYNC, DOTCLK, DB[5:0]
1	1	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DOTCLK, DB[5:0]

18-bit data bus interface (D[17:0] is used), DPI[2:0] = 110, and RIM=0

	\ L			, ,	L .		-, -											
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						B[0]

16-bit data bus interface (D[15:0] is used), DPI[2:0] = 101, and RIM=0

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]					

The LSB data of red/blue color depends on the EPF[1:0] setting.

6-bit data bus interface (D[5:0] is used), DPI[2:0] = 110, and RIM=1

	, L	3	, ,		- 4	- ,	-											
	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						B[0]

6-bit data bus interface (D[5:0] is used), DPI[2:0] = 101, and RIM=1

	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]		G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						

The LSB data of red/blue color depends on the EPF[1:0] setting.

Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D [17:0] states when there is a rising edge of the DOTCLK. The DOTCLK cannot be used as continues internal The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.






clock for other functions of the display module. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.



Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr		-	320	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	240	-	Line
Vertical Front Porch	VFP		3	4	-	Line





Typical values are setting example when used with panel resolution 320 x 240 (LQVGA), clock frequency 5.31MHz and frame frequency about 60Hz.

Notes:

- 1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
- 3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

Also make sure that

(Number of PCLK per 1 line) ≥ (Number of RTN clock) x Division ratio (DIV) x (PCDIVL+PCDIVH)

Setting Example for Display Control Clock in RGB Interface Operation

Register Display operation using DPI is in synchronization with internal clock PCLKD which is generated by dividing DOTCLK.

PCDIVH [3:0]: Number of DOTCLK during internal clock CLKD's high period. In units of 1 clock.

PCDIVL [3:0]: Number of DOTCLK during internal clock CLKD's low period. In units of 1 clock.

PCDIVH and PCDIVL, specifying DOTCLK's division ratio, are determined so that difference between

PCLKD's frequency and internal oscillation clock 678KHz is the smallest. Set PCDIVL = PCDIVH or

PCDIVL - 1. Follow the restriction (Number of PCLK in 1H) ≥ (Number of RTN clock) * (Division ratio (DIV)) * (PCDIVL + PCDIVH).

Setting Example: To set frame frequency to 60Hz:

Internal Clock

Internal Oscillation Clock: 236KHz

DIV[1:0] = 2'b0 (x 1/1)

RTN[4:0] = 5'h10 (16 clocks)

FP = 8'h4 (4 lines), BP = 8'h2 (2 lines), NL = 6'h1D (240 lines)

236KHz/1/(240+2+4)/16 = 59.95 Hz

Frame Rate → 59.95Hz

DOTCLK

HSYNC = 10 CLK

HBP = 20 CLK

HFP=10 CLK

60Hz x (2 + 240 + 4) lines x (10 + 20 + 320 + 10) clocks = 5.31MHz

DOTCLK frequency = 5.31MHz

5.31 MHz / 236KHz = 22.5 □ Set PCDIVH and PCDIVL so that PCLK is divided by 22.


5.31 MHz / 22 = 241KHz

241KHz / 16 clocks / 246 lines = 61.22Hz

PCDIVH[3:0] = 4'hB (11 DOTCLK)



PCDIVL[3:0] = 4'hB (11 DOTCLK)








7.2.2. RGB Interface Timing

The timing chart of 18-/16-bit RGB interface mode is shown as below.



VLW: VSYNC Low Width HLW: HSYNC Low Width


DTST : Data Transfer Startup Time

Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.



The timing chart of 6-bit RGB interface mode is shown as below:



VLW: VSYNC Low Width HLW: HSYNC Low Width

DTST: Data Transfer Startup Time

Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.


Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.

Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.




7.3. VSYNC Interface


ILI9342 supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080/6800 system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".



In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.







The VSYNC interface has the minimum speed limitation of writing data to the internal GRAM via the system interface, which are calculated from the following formula.

Internal clock frequency (fosc.) [Hz] = FrameFrequency x (DisplayLine (NL) + FrontPorch (VFP) + BackPorch (VBP)) x ClockCyclePerLines (RTN) x FrequencyFluctuation.

$$\textit{Minimum RAM write speed [Hz]} > \frac{240 \times \textit{DisplayLines(NL)}}{[\textit{BackPorch(VBP)} + \textit{DisplayLines(NL)} - \textit{margins]} \times \textit{Clocks per line} \times (1/\textit{fosc})}$$

Note: When the RAM write operation does not start from the falling edge of VSYNC, the time from the falling edge of VSYNC until the start of RAM write operation must also be taken into account.

An example of minimum GRAM writing speed and internal clock frequency in VSYNC interface mode is as below.

[Example]

Display size: 320 RGB × 240 lines Lines: 240 lines (NL = 011101)

Back porch: 2 lines (VBP = 0000010) Front porch: 2 lines (VFP = 0000010)

Frame frequency: 70 Hz Frequency fluctuation: 10% Clocks per line: 16 clocks





Internal oscillator clock (fosc.) [Hz] = $70 \times [240+2+2] \times 16 \text{ clocks } \times (1.1/0.9) = 334 \text{KHz}$

When calculate the internal clock frequency, the oscillator variation is needed to be taken into consideration. In the above example, the calculated internal clock frequency with ±10% margin variation is considered and ensures to complete the display operation within one VSYNC cycle. The causes of frequency variation come from fabrication process of LSI, room temperature, external resistors and VCI voltage variation.


Minimum speed for RAM writing [Hz] > $320 \times 240 \times 334$ K/[(2 + 240 + 2)lines x 16clocks] = 6.57 MHz

The above theoretical value is calculated based on the premise that the ILI9342 starts to write data into the internal GRAM on the falling edge of VSYNC. There must at least be a margin of 2 lines between the physical display line and the GRAM line address where data writing operation is performed. The GRAM write speed of 6.57MHz or more will guarantee the completion of GRAM write operation before the ILI9342 starts to display the GRAM data on the screen and enable to rewrite the entire screen without flicker.

Notes in using the VSYNC interface

- 1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
- 2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
- 3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
- 4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.











7.4. Color Depth Conversion Look-Up Table

When ILI9342 operates in parallel 16-bit interface, the color depth conversion is done by look-up table and extend input data format to 18-bit. See the detailed for look-up table of color depth conversion.

R input (5-bit)	R output (6-bit)	O - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
16-bit/pixel -mode	18-bit/pixel -mode	Command Code (0x2Dh)
65,536 colors	262,144 colors	RGBSET Parameter
00000	R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀	1
00001	R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀	2
00010	R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀	3
00011	R ₀₃₅ R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀	4
00100	R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀	5
00101	R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀	6
00110	R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
00111	R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀	8
01000	R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀	9
01001	R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
01010	R ₁₀₅ R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀	11
01011	R ₁₁₅ R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀	12
01100	R ₁₂₅ R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀	13
01101	R ₁₃₅ R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀	14
01110	R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀	15
01111	R ₁₅₅ R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀	16
10000	R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀	17
10001	R ₁₇₅ R ₁₇₄ R ₁₇₃ R ₁₇₂ R ₁₇₁ R ₁₇₀	18
10010	R ₁₈₅ R ₁₈₄ R ₁₈₃ R ₁₈₂ R ₁₈₁ R ₁₈₀	19
10011	R ₁₉₅ R ₁₉₄ R ₁₉₃ R ₁₉₂ R ₁₉₁ R ₁₉₀	20
10100	R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀	21
10101	R ₂₁₅ R ₂₁₄ R ₂₁₃ R ₂₁₂ R ₂₁₁ R ₂₁₀	22
10110	R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀	23
10111	R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀	24
11000	R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀	25
11001	R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀	26
11010	R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀	27
11011	R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀	28
11100	R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀	29
11101	R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀	30
11110	R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀	31
11111	R ₃₁₅ R ₃₁₄ R ₃₁₃ R ₃₁₂ R ₃₁₁ R ₃₁₀	32



G input (6-bit) 16-bit/pixel -mode	G output (6-bit)	Command Code (0x2Dh)
65,536 colors	18-bit/pixel –mode 262,144 colors	RGBSET Parameter
000000	G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀	33
000001	G ₀₁₅ G ₀₁₄ G ₀₁₃ G ₀₁₂ G ₀₁₁ G ₀₁₀	34
000010	$G_{025} G_{024} G_{023} G_{022} G_{021} G_{020}$	35
000011	G ₀₃₅ G ₀₃₄ G ₀₃₃ G ₀₃₂ G ₀₃₁ G ₀₃₀	36
000100	G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀	37
000101	G ₀₅₅ G ₀₅₄ G ₀₅₃ G ₀₅₂ G ₀₅₁ G ₀₅₀	38
000110	G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀	39
000111	G ₀₇₅ G ₀₇₄ G ₀₇₃ G ₀₇₂ G ₀₇₁ G ₀₇₀	40
001000	G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀	41
001001	G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀	42
001010	G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀	43
001011	G ₁₁₅ G ₁₁₄ G ₁₁₃ G ₁₁₂ G ₁₁₁ G ₁₁₀	44
001100	G ₁₂₅ G ₁₂₄ G ₁₂₃ G ₁₂₂ G ₁₂₁ G ₁₂₀	45
001101	G ₁₃₅ G ₁₃₄ G ₁₃₃ G ₁₃₂ G ₁₃₁ G ₁₃₀	46
001110	G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀	47
001111	G ₁₅₅ G ₁₅₄ G ₁₅₃ G ₁₅₂ G ₁₅₁ G ₁₅₀	48
010000	G ₁₆₅ G ₁₆₄ G ₁₆₃ G ₁₆₂ G ₁₆₁ G ₁₆₀	49
010001	G ₁₇₅ G ₁₇₄ G ₁₇₃ G ₁₇₂ G ₁₇₁ G ₁₇₀	50
010010	G ₁₈₅ G ₁₈₄ G ₁₈₃ G ₁₈₂ G ₁₈₁ G ₁₈₀	51
010011	$G_{195} G_{194} G_{193} G_{192} G_{191} G_{190}$	52
010100	G ₂₀₅ G ₂₀₄ G ₂₀₃ G ₂₀₂ G ₂₀₁ G ₂₀₀	53
010101	$G_{215}G_{214}G_{213}G_{212}G_{211}G_{210}$	54
010110	G ₂₂₅ G ₂₂₄ G ₂₂₃ G ₂₂₂ G ₂₂₁ G ₂₂₀	55
010111	$G_{235}G_{234}G_{233}G_{232}G_{231}G_{230}$	56
011000	G ₂₄₅ G ₂₄₄ G ₂₄₃ G ₂₄₂ G ₂₄₁ G ₂₄₀	57
011001	$G_{255}G_{254}G_{253}G_{252}G_{251}G_{250}$	58
011010	$G_{265}G_{264}G_{263}G_{262}G_{261}G_{260}$	59
011011	$G_{275}G_{274}G_{273}G_{272}G_{271}G_{270}$	60
011100	G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀	61
011101	G ₂₉₅ G ₂₉₄ G ₂₉₃ G ₂₉₂ G ₂₉₁ G ₂₉₀	62
011110	G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀	63
011111	$G_{315}G_{314}G_{313}G_{312}G_{311}G_{310}$	64
100000	$G_{325}G_{324}G_{323}G_{322}G_{321}G_{320}$	65
100001	G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀	66



G input (6-bit) 16-bit/pixel –mode 65,536 colors	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
100010	G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀	67
100011	G ₃₅₅ G ₃₅₄ G ₃₅₃ G ₃₅₂ G ₃₅₁ G ₃₅₀	68
100100	G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀	69
100101	G ₃₇₅ G ₃₇₄ G ₃₇₃ G ₃₇₂ G ₃₇₁ G ₃₇₀	70
100110	G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀	71
100111	G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀	72
101000	G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀	73
101001	G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀	74
101010	G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀	75
101011	G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀	76
101100	G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀	77
101101	G ₄₅₅ G ₄₅₄ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀	78
101110	G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀	79
101111	G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀	80
110000	G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀	81
110001	G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀	82
110010	G ₅₀₅ G ₅₀₄ G ₅₀₃ G ₅₀₂ G ₅₀₁ G ₅₀₀	83
110011	$G_{515} \ G_{514} \ G_{513} \ G_{512} \ G_{511} \ G_{510}$	84
110100	G ₅₂₅ G ₅₂₄ G ₅₂₃ G ₅₂₂ G ₅₂₁ G ₅₂₀	85
110101	G ₅₃₅ G ₅₃₄ G ₅₃₃ G ₅₃₂ G ₅₃₁ G ₅₃₀	86
110110	G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀	87
110111	G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀	88
111000	G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀	89
111001	G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀	90
111010	G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀	91
111011	$G_{595}G_{594}G_{593}G_{592}G_{591}G_{590}$	92
111100	G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀	93
111101	$G_{615}G_{614}G_{613}G_{612}G_{611}G_{610}$	94
111110	$G_{625}G_{624}G_{623}G_{622}G_{621}G_{620}$	95
111111	$G_{635}G_{634}G_{633}G_{632}G_{631}G_{630}$	96




B input (5-bit)	B output (6-bit)	Commercial Conde (ConCDL)
16-bit/pixel -mode	18-bit/pixel -mode	Command Code (0x2Dh)
65,536 colors	262,144 colors	RGBSET Parameter
00000	B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	97
00001	B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀	98
00010	B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀	99
00011	B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀	100
00100	B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀	101
00101	B ₀₅₅ B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀	102
00110	B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	103
00111	B ₀₇₅ B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀	104
01000	B ₀₈₅ B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀	105
01001	B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	106
01010	B ₁₀₅ B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀	107
01011	B ₁₁₅ B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀	108
01100	B ₁₂₅ B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀	109
01101	B ₁₃₅ B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀	110
01110	B ₁₄₅ B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀	111
01111	B ₁₅₅ B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀	112
10000	B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀	113
10001	B ₁₇₅ B ₁₇₄ B ₁₇₃ B ₁₇₂ B ₁₇₁ B ₁₇₀	114
10010	B ₁₈₅ B ₁₈₄ B ₁₈₃ B ₁₈₂ B ₁₈₁ B ₁₈₀	115
10011	B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀	116
10100	B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀	117
10101	B ₂₁₅ B ₂₁₄ B ₂₁₃ B ₂₁₂ B ₂₁₁ B ₂₁₀	118
10110	B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀	119
10111	B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀	120
11000	B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀	121
11001	B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀	122
11010	B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀	123
11011	B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀	124
11100	B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀	125
11101	B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀	126
11110	B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀	127
11111	B ₃₁₅ B ₃₁₄ B ₃₁₃ B ₃₁₂ B ₃₁₁ B ₃₁₀	128



ILI9342

7.5. Display Data RAM (DDRAM)

ILI9342 has an integrated 320x240x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 320xRGBx240 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.








7.6. Display Data Format

ILI9342 supplies 18-/16-/9-/8-bit parallel MPU interface with 8080/6800-series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MPU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].


7.6.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of ILI9342 can be used by setting external pin as IM [3:0] to "1101". The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.


- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.



- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".



18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors




- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care Can be set "0" or "1".

Note 1: '-'= Don't care -Can be set "0" or "1".


7.6.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of ILI9342 can be used by setting external pin as IM [3:0] to "0110" for serial interface I or IM [3:0] to "1110" for serial interface II. The shown figure is the example of 4-line SPI interface.




In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.



- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors




Note 1: The pixel data with 18-bit color depth information.

Note 2: The most significant bits are: Rx5, Gx5 and Bx5.

Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care -Can be set "0" or "1".

Read data through 4-line SPI mode




Note 1: '-'= Don't care - Can be set "0" or "1".



7.6.3. 8-bit Parallel MPU Interface

The 8080-system 8-bit parallel bus interface of ILI9640 can be used by setting external pin as IM [3:0] to "0100". And the 6800-system 8-bit parallel bus interface mode can be used by settings as IM [3:0] = "0000". The figure in the following is the example of interface with 8080/6800 microcomputer system interface.



Different display data formats are available for four color depths supported by listed below.

- 4K-Colors, RGB 4, 4, 4 -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.





7.6.3.1. 8-bit Data Bus for 12-bit/pixel (RGB 4-4-4 bits input), 4K-color

There is 2 pixels display data per 3-bytes transfer when DBI [2:0] bits are set to "011".


12 bit/pixel color order (R:4-bit, G:4-bit, B:4-bit), 4,096 colors


RESX

IM[3:0] (0100' / 0000')

CSX

DCX





Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 2 pixel data with the 12-bits color depth information.

Note 3: '-'= Don't care - Leave these pins to Open.







7.6.3.2. 8-bit Data Bus for 16-bit/pixel (RGB 5-6-5 bits input), 65K-color

There is 1 pixel (3 sub-pixels) display data per 2-bytes transfer when DBI [2:0] bits are set to "101".

16 bit/pixel color order (R:5-bit, G:6-bit, B:5-bit), 65,536 colors





Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green data and MSB=Bit 4, LSB=Bit0 for Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.


Note 3: '-'= Don't care - Leave these pins to Open.





7.6.3.3. 8-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color

There is 1 pixel (3 sub-pixels) display data per 3-bytes transfer when DBI [2:0] bits are set to "110".



Note 1: The data order is as follows, MSB=D7, LSB=D2 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, Red and Blue data.


Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Note 3: '-'= Don't care - Leave these pins to Open.



7.6.4. 9-bit Parallel MPU Interface

The 8080-system 9-bit parallel bus interface of ILI9640 can be used by setting external pin as IM [3:0] to "0101". And the 6800-system 8-bit parallel bus interface mode can be used by settings as IM [3:0] = "0001". The figure in the following is the example of interface with 8080/6800 microcomputer system interface.



Display data format is available only for one color depth supported by listed below.

- 262K-Colors, RGB 6, 6, 6 -bits input data.






7.6.4.1. 9-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color

There are 1 pixel (3 sub-pixels) display data per 2 transfers, when DBI [2:0] bits are set to "110".

18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors




- Note 1: The data order is as follows, MSB=D8, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, Red and Blue data.
- Note 2: 2-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.
- Note 3: '-'= Don't care Leave these pins to Open.



7.6.5. 16-bit Parallel MPU Interface

The 8080-system 16-bit parallel bus interface of ILI9640 can be used by setting external pin as IM [3:0] to "0110". And the 6800-system 16-bit parallel bus interface mode can be used by settings as IM [3:0] = "0010". The figure in the following is the example of interface with 8080/6800 microcomputer system interface.



Different display data formats are available for four colors depth supported by listed below.


- 4K-Colors, RGB 4, 4, 4 -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.





7.6.5.1. 16-bit Data Bus for 12-bit/pixel (RGB 4-4-4 bits input), 4K-color

There is 1 pixel (3 sub-pixels) display data per 2-bytes transfer when DBI [2:0] bits are set to "011".



Note 1: The data order is as follows, MSB=D11, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 1-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.


Note 3: '-'= Don't care - Leave these pins to Open.





7.6.5.2. 16-bit Data Bus for 16-bit/pixel (RGB 5-6-5 bits input), 65K-color

There is 1 pixel (3 sub-pixels) display data per 2-bytes transfer when DBI [2:0] bits are set to "101".



Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green data and MSB=Bit 4, LSB=Bit0 for Red and Blue data.

Note 2: 1-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.


Note 3: '-'= Don't care - Leave these pins to Open.





7.6.5.3. 16-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color

There is 1 pixel (3 sub-pixels) display data per 3-bytes transfer when DBI [2:0] bits are set to "110".




- Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, Red and Blue data.
- Note 2: 2-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.
- Note 3: '-'= Don't care Leave these pins to Open.



7.6.6. 18-bit Parallel MPU Interface

The 8080-system 18-bit parallel bus interface of ILI9640 can be used by setting external pin as IM [3:0] to "0111". And the 6800-system 18-bit parallel bus interface mode can be used by settings as IM [3:0] = "0011". The figure in the following is the example of interface with 8080/6800 microcomputer system interface.



Different display data formats are available for two color depth supported by listed below.


- 262K-Colors, RGB 6, 6, 6 -bits input data.





7.6.6.1. 18-bit Data Bus for 18-bit/pixel (RGB 6-6-6 bits input), 262K-color

There is 1 pixel (3 sub-pixels) display data per 1 transfer, when DBI [2:0] bits are set to "110"



Note 1: The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 1-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.

Note 3: '-'= Don't care – Leave these pins to Open.









7.6.7. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the DPI [2:0] bit to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)




262K color: 18-bit/pixel (RGB 6-6-6 bits input)



ILI9342 has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.

Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.






The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.



7.6.8. 16-bit Parallel RGB Interface


The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D [15:0]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [15:0] according to the VFP/VBP and HFP/HBP settings. The unused D17 and D16 pins must be connected to DGND for ensure normally operation. Registers can be set by the system interface.





7.6.9. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the system interface.







8. Command

8.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
No Operation	0	1	1	XX	0	0	0	0	0	0	0	0	00h
Software Reset	0	1	1	XX	0	0	0	0	0	0	0	1	01h
	0	1	1	XX	0	0	0	0	0	1	0	0	04h
Bood Display Identification	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
Read Display Identification Information	1	1	1	XX				ID1 [7:0]				XX
inionnation	1	1	1	XX				ID2 [7:0]				XX
	1	1	1	XX		•		ID3 [7:0]				XX
	0	1	1	XX	0	0	0	0	1	0	0	1	09h
	1	1	1	XX	Х	Χ	Х	Χ	Χ	X	Х	Χ	XX
Read Display Status	1	1	1	XX		•	D	[31:25]				Χ	00
Read Display Status	1	1	1	XX	Х		D [22:20]		D [1	9:16]		61
	1	1	1	XX	Х	Х	Х	Χ	Χ		D [10:8]		00
	1	1	1	XX		D [7:5]		Χ	Χ	Х	Х	Χ	00
	0	1	1	XX	0	0	0	0	1	0	1	0	0Ah
Read Display Power Mode	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX			D [7	:2]			0	0	80
	0	1	1	XX	0	0	0	0	1	0	1	1	0Bh
Read Display MADCTL	1	1	1	XX	Х	Χ	Х	Χ	Χ	X	Х	Χ	XX
	1	1	1	XX			D [7	:2]			0	0	00
	0	1	1	XX	0	0	0	0	1	1	0	0	0Ch
Read Display Pixel Format	1	1	1	XX	Х	Х	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX	RIM		DPI [2:0]		Χ		DBI [2:0]		06
	0	1	1	XX	0	0	0	0	1	1	0	1	0Dh
Read Display Image Format	1	1	1	XX	Х	Х	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX	Х	Х	Х	Χ	Χ		D [2:0]		00
	0	1	1	XX	0	0	0	0	1	1	1	0	0Eh
Read Display Signal Mode	1	1	1	XX	Х	Χ	Х	Χ	Χ	X	Х	Χ	XX
	1	1	1	XX			D [7	:2]	I .	r	0	0	00
Read Display Self-Diagnostic	0	1	1	XX	0	0	0	0	1	1	1	1	0Fh
Result	1	1	1	XX	Х	X	X	Χ	Χ	Х	Х	Χ	XX
resuit	1	1	1	XX	D [7	:6]	Х	Χ	Χ	Х	Х	Χ	00
Enter Sleep Mode	0	1	1	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	1	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	1	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	1	XX	0	0	1	0	0	0	0	11	21h
Gamma Set	0	1	1	XX	0	0	1	0	0	1	1	0	26h
	1	1	1	XX		1	_	GC [7:0]		1		01
Display OFF	0	1	1	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	1	XX	0	0	1	0	1	0	0	1	29h
	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
	1	1	1	XX				SC [1					XX
Column Address Set	1	1	1	XX				SC [XX
	1	1	1	XX				EC [1	5:8]				XX
	1	1	1	XX		1	1	EC [7:0]	1	1		XX
	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
	1	1	1	XX				SP [1	5:8]				XX
Page Address Set	1	1	1	XX				SP [7:0]				XX
	1	1	1	XX				EP [1	5:8]				XX
	1	1	↑	XX				EP [7:0]				XX



ILI9342

		1					1		1			ı	
Memory Write	0	1	1	XX	0	0	1	0	1	11	0	0	2Ch
	1	1	1			1	D	[17:0]	1		1	ı	XX
	0	1	1	XX	0	0	1	0	1	1	0	1	2Dh
	1	1	1	XX				RO	00 [5:0]				XX
	1	1	1	XX				Rr	ın [5:0]				XX
	1	1	1	XX				R3	31 [5:0]				XX
Color SET	1	1	1	XX				G	00 [5:0]				XX
Color SET	1	1	1	XX				Gr	nn [5:0]				XX
	1	1	1	XX				G	3 [5:0]				XX
	1	1	1	XX				В	00 [5:0]				XX
	1	1	1	XX				Br	ın [5:0]				XX
	1	1	1	XX					31 [5:0]				XX
	0	1	1	XX	0	0	1	0	1	1	1	0	2Eh
Memory Read	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
,	1	1	1					[17:0]				I	XX
	0	1	1	XX	0	0	1	1	0	0	0	0	30h
	1	1	1	XX	<u> </u>				R [15:8]				00
Partial Area	1	1	1	XX					R [7:0]				00
r artial 7 ti oa	1	1	1	XX					R [15:8]				00
	1	1	^	XX					R [7:0]				EF
	0	1	1	XX	0	0	1	1	0	0	1	1	33h
	1	1	<u> </u>	XX		U	'		A [15:8]	0	'		00
	1	1	<u> </u>	XX					A [7:0]				00
Vertical Carolling Definition		1	<u> </u>										
Vertical Scrolling Definition	1			XX					A [15:8]				00
-	1	1		XX					A [7:0]				F0
	1	1	1	XX					A [15:8]				00
	1	1	1	XX	_		1 .		A [7:0]				00
Tearing Effect Line OFF	0	1	Ť	XX	0	0	1	1	0	1	0	0	34h
Tearing Effect Line ON	0	1	1	XX	0	0	1	1	0	1	0	1	35h
	1	1	1	XX	Х	Х	X	X	Х	X	X	М	00
Memory Access Control	0	1	1	XX	0	0	1	1	0	1	1	0	36h
,	1	1	1	XX	MY	MX	MV	ML	BGR	МН	Х	Х	00
	0	1	1	XX	0	0	1	1	0	1	1	1	37h
Vertical Scrolling Start Address	1	1	1	XX					P [15:8]				00
	1	1	1	XX				VS	P [7:0]			ı	00
Idle Mode OFF	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	1	XX	0	0	1	1	1	0	0	1	39h
Pixel Format Set	0	1	1	XX	0	0	1	1	1	0	1	0	3Ah
Tixer Format Set	1	1	1	XX	Х		DPI [2:0]		Х		DBI [2:0]	66
Write Memory Continue	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
Write Memory Continue	1	1	1				D	[17:0]					XX
	0	1	1	XX	0	0	1	1	1	1	1	0	3Eh
Read Memory Continue	1	1	1	XX	Х	Χ	Х	Χ	Х	Χ	Х	Х	XX
	1	1	1				D	[17:0]					XX
	0	1	1	XX	0	1	0	0	0	1	0	0	44h
Set Tear Scanline	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	STS [8]	00
	1	1	1	XX					S [7:0]		•		00
	0	1	1	XX	0	1	0	0	0	1	0	1	45h
	1	1	1	XX	X	X	Х	X	X	X	X	X	XX
Get Scanline	1	<u>,</u>	1	XX	X	X	X	X	X	X		S [9:8]	00
	1	1	1	XX	<u> </u>				S [7:0]		, 010	. [U.U]	00
	0	1	<u> </u>	XX	1	1	0	1	1	0	1	0	DAh
Read ID1	1	<u> </u>	1			X	X	X	X	X	-		1
Nodu ID I		1		XX	X	_ X	•	•	•	•		X	XX
Deed IDO	1		1	XX	4				anufactu				XX
Read ID2	0	1	T	XX	1	1	0	1	1	0		1	DBh
	1	1	1	XX	Х	X	X	X	Х	X	X	X	XX

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





	1	1	1	XX			LCD Mo	dule / Dr	iver Ver	sion [7:0]			XX
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
	1	1	1	XX	LCD Module / Driver ID [7:0]								XX

Command Function	D/CX	DDV	WDY	D17.0	D-	,	De	D5	D4	D2	Do	D4	DO	11.
Command Function			WRX	D17-8	D7		D6		D4	D3	D2	D1	D0	H
RGB Interface	0	1		XX	1		0	1	1	0	0	0	0	В
Signal Control	1	1	<u> </u>	XX	BYPA		RCM		X	VSPL	HSPL	DPL	EPL	4
Display Waveform Cycle 1	0	1		XX	1		0	1	1	0	0	0	1 1	В
(In Normal Mode)	1	1	- '	XX	X		X	X	Х	X	X		A [1:0]	0
	1	1	1	XX	X		X	X	4		RTNA [4:	1		1
Display Waveform Cycle 2	0	1	↑ ↑	XX	1		0	1	1	0	0	1	0	В
(In Idle Mode)	1	1		XX	X		X	X	Х	X	X	•	B [1:0]	(
	1	1		XX	X		X	X	4		RTNB [4:		T .	1
Display Waveform Cycle 3	0	1		XX	1		0	1	1	0	0	1	1	В
(In Partial Mode)	1	1		XX	X		X	X	Х	X	X	•	C [1:0]	(
	1	1		XX	X		X	X	4		RTNC [4:		Ι.,	1
D: 1 1	0	1		XX	1		0	1	1	0	1	0	0	В
Display Inversion Control	1	1		XX	X		X	Х	Х	X	NLA	NLB	NLC	C
	1	1	Î	XX	X		X				/ [5:0]		Ι.	0
	0	1	Î	XX	1		0	1	1	0	1	0	1	В
D D O	1	1	1	XX	0					VFP [6				C
Blanking Porch Control	1	1	1	XX	0				T	VBP [6	-			(
	1	1	1	XX	0		0	0			HFP [4:0	_		0
	1	1	1	XX	0		0	0			HBP [4:0			1
	0	1	1	XX	1	0	1	1	0	1	1		0	В
	1	1	1	XX	X	X	X	X	PT	G [1:0]		PT [1:	0]	0
Display Function Control	1	1	1	XX	REV	GS	SS	SM			ISC [3:	0]		C
	1	1	1	XX	Х	X				NL [5				1
	1	1	1	XX	X	Х	1			PCDIV[(
Entry Mode Set	0	1	1	XX	1	0	1	1	0	1	1		1	В
<u> </u>	1	1	1	XX	X	Х	X	X	DST				GAS	(
Oscillator Control	0	1	1	XX	1	0	1	1	1	0	0		0	В
	1	1	1	XX	Х	Х	X	Х	-		FOSC[3			C
	0	1	1	XX	1	0	1	1	1		0	0	0	В
Set EXTC	0	1	1	XX					EXTC1					C
	0	1	1	XX					EXTC2					C
	0	1	1	XX			1		EXTC3					C
	0	1	<u></u>	XX	1	1	0	0	0	0	0		0	С
Power Control 1	1	1	<u></u>	XX	Х	Х	-			VRH [1 2
	1	1	Î	XX	Х	Х	Х	Х			VC [3:0	-		(
Power Control 2	0	1	1	XX	1	1	0	0	0	0	0		1	С
	1	1	Î	XX	Х		SAP [2				BT [3:0			_
Power Control 3	0	1	1	XX	1	1	0	0	0	0	1		0	С
(For Normal Mode)	1	1	1	XX	Х		DCA1 [X			0 [2:0]		(
Power Control 4	0	1	1	XX	1	1	0	0	0	0	1		1	С
(For Idle Mode)	1	1	1	XX	Х		DCB1 [_	X			30 [2:0]		(
Power Control 5	0	1	1	XX	1	1	0	0	0	1	0		0	С
(For Partial Mode)	1	1	1	XX	Х	l	DCC1 [X			0 [2:0]		(
	0	1	1	XX	1	1	0	0	0	1	0		1	С
VCOM Control 1	1	1	1	XX	Х				VN	1H [6:0]				
	1	1	1	XX	Х		1		VN	/IL [6:0]	1			3
	0	1	1	XX	1	1	0	0	0	1	1		1	С
VCOM Control 2										/IF [6:0]				





	1		1	1	1	-	1							1		
	1	1	1	XX	Х	Χ	Χ	Х		Х		ADR [2:	:0]	00		
	1	1	1	XX	ļ ,	Т	ı			DATA [7:0				XX		
	0	1	1	XX	1	1	0	1		0 () ()	11	D1h		
NV Memory Protection Key	1	1	<u> </u>	XX						[23:16]				XX		
,	1	1	1	XX	-					/ [15:8]				XX		
	1	1	1	XX			1			Y [7:0]				XX		
	0	1	1	XX	1	1	0	1		0 (1	0	D2h		
NV Memory Status Read	1	1	1	XX	Х	Χ	Χ	Х		X >		<	Χ	XX		
•	1	1	1	XX	Х		_CNT			X		CNT [2:0		XX		
	1	1	1	XX	BUSY		CNT			X		CNT [2:0		XX		
	0	1	1	XX	1	1	-	0	1	0	0	1	1	D3h		
D 11D4	1	1	1	XX	X	X		X	X	X	X	X	X	XX		
Read ID4	1	1	1	XX	0	0		0	0	0	0	0	0	00		
	1	1	1	XX	1	0	_	0	1	0	0	1	1	93		
	1	1	1	XX	0	1		0	0	0	0	1	0	42		
	0	1	1	XX	1	1		1	0	0	0	0	0	E0h		
	1	1	↑	XX	X	X	 	X	Х	<u> </u>		3 [3:0]		XX		
	1	1	↑	XX	X	X	+				2 [5:0]			XX		
	1	1	↑	XX	X	X	+.	, T		VP6	1 [5:0]	יס יסי		XX		
	1	1	Ť	XX	X	X		X	Х	1		9 [3:0]		XX		
	1	1		XX	X	X		X			VP57 [4:0			XX		
Desition Occurre	1	1		XX	X	Х)	X	Χ	\/D00.10		[3:0]		XX		
Positive Gamma Correction	1	1		XX	X	\ \	00.10.4	01		VP20 [6:		7 [3:0]		XX		
Correction	1	1		XX	V	T VP	36 [3:0	U]		\/D20.fC	XX					
	1	1		XX	X		Τ,	<i>,</i>		VP20 [6:	/P20 [6:0] VP13[3:0]					
	1	1	1	XX	X	X		X	Х	VP13[3:0]				XX		
	1	1	<u> </u>	XX	X	X		X			VP6 [4:0			XX		
	1	1	<u> </u>	XX	X	X		X	Х	\/D′	VP4 2 [5:0]	[3:0]		XX		
	1	1	<u> </u>	XX	X	X					[5:0] [5:0]			XX		
	1	1	<u> </u>	XX	X	X	٠,	X	Х			[3:0]		XX		
	0	1	<u> </u>	XX	1	1		1	0	0	0	0	1	E1h		
	1	1	<u> </u>	XX	X	X	-	X	X	1 0	_	3 [3:0]	<u> </u>	00		
	1	1	<u> </u>	XX	X	X	+	^		VN6	2 [5:0]	J [J.U]		23		
	1	1	<u> </u>	XX	X	X					2 [5:0] 1 [5:0]			26		
	1	1	<u> </u>	XX	X	X	٠,	X	Х	VINO		9 [3:0]		05		
	1	1	<u> </u>	XX	X	X		X			VN57 [4:0			10		
	1	1	<u> </u>	XX	X	X		X	Х) [3:0]		04		
Negative Gamma	1	1	1	XX	X					VN43 [6		<i>[</i> 0.0]		39		
Correction	1	1	<u> </u>	XX	_^	\/N	36 [3:0	01		71470 [0		7 [3:0]		24		
3011000011	1	1	1	XX	Х	VIV	.55 <u>[</u> 0.0	~1		VN20 [6		[0.0]		4B		
	1	1	1	XX	X	Х	,	X	Х			3 [3:0]		03		
	1	1	1	XX	X	X		X	^	1	VN6 [4:0			03 0B		
	1	1	1	XX	X	X		X	Х					0B		
	1	1	1	XX	X	X	+ '	<u> </u>		VN4 [3:0] VN2 [5:0]				33		
	1	1	1	XX	X	X				VN2 [5:0] VN1 [5:0]				37		
	1	1	1	XX	X	X	,	X	Х			[3:0]		0F		
	0	1	1	XX	1	1		1	0	0	0	1	0	E2h		
	1	1	1	XX	 '	-	A0 [3:			1		0 [3:0]		XX		
Digital Gamma Control 1	1	1	1	XX			Ax [3:			1		x [3:0]		XX		
	1	1	<u> </u>	XX			415 [3:		BCA15 [3:0]				XX			
	0	1	<u> </u>	XX	1	1		1 0 0 0 1 1				E3h				
	1	1	<u> </u>	XX	 '		A0 [3:0		<u> </u>	+ -	1) [3:0]	<u>, '</u>	XX		
Digital Gamma Control 2	1	1	1	XX			Ax [3:0			†		x [3:0]		XX		
	1	1	1	XX			463 [3:			†				XX		
Interface Control	0	1	1	XX	1	1		1	1	n			0	F6h		
IIIIGHAGE GUHUUI		<u> </u>				1 1				U	BFA63 [3:0] 1 0 1 1 0					

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





	1	1	↑	xx	MY_E OR	MX_E OR	MV_E OR	х	BGR_ EOR	Х	х	WEMO DE	01
	1	1	1	XX	Х	Х	EPF	[1:0]	Х	Х	Х	Х	00
	1	1	↑	XX	Х	Х	EN DIAN	Х	DM	[1:0]	RM	RIM	00
	0	1	1	XX	1	1	1	1	0	1	1	1	F7h
Get GPIO0~7 Status	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
	1	^	1	XX				GPI	[7:0]				00
	0	1	1	XX	1	1	1	1	1	0	0	0	F8h
Set GPIO0~7 Status	0	1	↑	XX				GPC	0[7:0]				00
	0	1	1	XX							ΙE	OEB	00

- Note 1: Undefined commands are treated as NOP (00h) command.
- Note 2: B0 to D9 and DE to FF are for factory use of display supplier. USER can decide if these commands are available or they are treated as NOP (00h) commands before shipping to USER. Default value is NOP (00h).
- Note 3: Commands 10h, 12h, 13h, 26h, 28h, 29h, 30h, 36h (Bit B4 only), 38h and 39h are updated during V-SYNC when ILI9342 is in Sleep OUT mode to avoid abnormal visual effects. During Sleep IN mode, these commands are updated immediately. Read status (09h), Read display power mode (0Ah), Read display MADCTL (0Bh), Read display pixel format (0Ch), Read display image mode (0Dh), Read display signal mode (0Eh) and Read display self diagnostic result (0Fh) of these commands are updated immediately both in Sleep IN mode and Sleep OUT mode.





8.2. Description of Regulative Command Set

8.2.1. NOP (00h)

00h						NOP (No	Operatio	n)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	0	0	0	0	00h
Parameter						No Par	ameter.						
Description	Frame Me	mand is an o				-							rminate
	X = Don't	care.											
Restriction	None												
Register Availability	Normal Partial I	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mode C	n, Sleep C	out out ut ut	Yes Yes Yes Yes Yes Yes Yes Yes							
Default	Power (Status On Sequenc V Reset V Reset	e N	t Value /A /A /A									
Flow Chart	None												





8.2.2. Software Reset (01h)

01h						SWF	ESET						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	0	0	0	1	01h
Parameter							rameter.						
Description	S/W Rese	et default va	alues. (See	mand is writ default tabl ents are una	es in eac	h comma	nd descri		sets the	command	is and pa	arameters	to their
	X = Don't	care.											
Restriction	display su	upplier facto	ory default v o wait 120r	sec before ralues to the nsec before	register	s during t	his 5msed	c. If Softw	are Rese	et is applie	ed during	Sleep Ou	ıt mode
Register Availability	Normal Partial	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mode C	off, Sleep O on, Sleep O ff, Sleep Ou n, Sleep Ou	ut \\ ut \\ it \\	ilability /es /es /es /es /es /es							
Default	Power 0	Status On Sequency V Reset V Reset	ce N	It Value I/A I/A I/A									
Flow Chart			Disp	SWRESE lay whole b Set Commar S/W De Value	lank scre	en			Commar Paramet Display Action Mode	er /			





8.2.3. Read display identification information (04h)

04h				RDE	DIDIF (Re	ad Displa	y Identif	ication In	formatio	n)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	0	1	0	0	04h
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX				ID1	[7:0]				XX
3 rd Parameter	1	1	1	XX				ID2	[7:0]				XX
4 th Parameter	1	1	1	XX				ID3	[7:0]				XX
Description	The 1 st p The 2 nd p	parameter parameter parameter	is dummy (ID1 [7:0] (ID2 [7:0])	s display indata.): LCD model:): LCD model:): LCD model:): LCD model:	dule's ma	anufacture er version	er ID.						
Restriction													
Register Availability	Norma Partial	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default	S	Status On Seque W Reset W Reset	ence Se Se	efault Value descripti e descripti e descripti	ion ion								
Flow Chart			2nd Parame 3rd Parame	ter: Dummy eter: Send Ld ter: Send pa ter: Send mo	CD module nel type an	's manufact	Dri urer inform					Command Parameter Display Action Mode	





8.2.4. Read Display Status (09h)

09h					RDD	ST (Read	d Display	Status)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	↑	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	↑	1	XX				D [31:25]				0	00
3 rd Parameter	1	↑	1	XX	0 D [22:20] D [19:16]							61	
4 th Parameter	1	↑	1	XX	C D15 0 D13 0 0 D[10:8]					00			
5 th Parameter	1	↑	1	XX		D [7:5]		0	0	0	0	0	00

This command indicates the current status of the display as described in the table below:

	Bit	Description	Value	Status
	D34	Pagetor voltage status	0	Booster OFF
	D31	Booster voltage status	1	Booster ON
	D00	Daniel duran and an	0	Top to Bottom (When MADCTL B7='0')
	D30	Row address order	1	Bottom to Top (When MADCTL B7='1')
	D00	O a la come a del de a constante	0	Left to Right (When MADCTL B6='0').
	D29	Column address order	1	Right to Left (When MADCTL B6='1').
	D00	Developing and an area	0	Normal Mode (When MADCTL B5='0').
	D28	Row/column exchange	1	Reverse Mode (When MADCTL B5='1').
	D07		0	LCD Refresh Top to Bottom (When MADCTL B4='0')
	D27	Vertical refresh	1	LCD Refresh Bottom to Top (When MADCTL B4='1').
		505/505	0	RGB (When MADCTL B3='0')
	D26	RGB/BGR order	1	BGR (When MADCTL B3='1')
			0	LCD Refresh Left to Right (When MADCTL B2='0')
	D25	Horizontal refresh order	1	LCD Refresh Right to Left (When MADCTL B2='1')
	D24	Not used	0	
	D23	Not used	0	
	D22		011	12-bit/pixel
	D21	Interface color pixel format	101	16-bit/pixel
	D20	definition	110	18-bit/pixel
scription			0	Idle Mode OFF
·	D19	Idle mode ON/OFF	1	Idle Mode ON
			0	Partial Mode OFF
	D18	Partial mode ON/OFF	1	Partial Mode ON.
			0	Sleep IN Mode
	D17	Sleep IN/OUT	1	Sleep OUT Mode.
			0	Display Normal Mode OFF.
	D16	Display normal mode ON/OFF	1	Display Normal Mode ON.
			0	Vertical Scroll OFF
	D15	Vertical scrolling status	1	Vertical Scroll ON
	D14	Not used	0	
			0	Inversion OFF
	D13	Inversion status	1	Inversion ON
	D12	All pixel ON	0	Not defined
	D11	All pixel OFF	0	Not defined
		·	0	Display is OFF
	D10	Display ON/OFF	1	Display is ON
			0	Tearing Effect Line OFF
	D9	Tearing effect line ON/OFF	1	Tearing Effect ON
			000	GC0
			001	GC1
	D[8:6]	Gamma curve selection	010	GC2
	المارة	Samma sarve selection	011	GC3
			other	Not defined

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





	DE	Tooring offs at line	, do	0	Mode 1, V-Blan	king only
	D5	Tearing effect line mo	oue	1	Mode 2, both H-Blankin	g and V-Blanking.
	D4	Not used		0		
	D3	Not used		0		
	D2	Not used		0		
	D1	Not used		0		
	D0	Not used		0		
	X = Don't care					
Restriction						
		Status	Availabilit	v		
		Idle Mode Off, Sleep Out	Yes			
Register		Idle Mode On, Sleep Out	Yes			
Availability	Partial Mode On,	Idle Mode Off, Sleep Out	Yes			
	Partial Mode On,	Idle Mode On, Sleep Out	Yes			
		Sleep In	Yes			
Default	Status Power On Sequen SW Reset HW Reset	Default Value ace 32'h00610000h 32'h00610000h 32'h00610000h				
Flow Chart	2r 3r 4t	RDDS st Parameter: Dummy Read nd Parameter: Send D[31:25] dis nd Parameter: Send D[19:16] dis nd Parameter: Send D[10:8] displa nd Parameter: Send D[7:5] displa nd Parameter: Send D[7:5]	splay status lay status		Host Driver	Command Parameter Display Action Mode Sequential transfer





8.2.5. Read Display Power Mode (0Ah)

HEX OAh X 08
0Ah X
Х
1
d ¦
er i
;
\rightarrow :
ノ i
insfer
1



ILI9342

8.2.6. Read Display MADCTL (0Bh)

8.2.6. Rea	וט טו	spiay	WADCIL	(npu)									
0Bh					RDDMAI	DCTL (Re	ad Displ	ay MADO	CTL)				
	D/CX	RD.	X WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	0	1	1	0Bh
1 st Parameter	1	1	1	XX	Х	X	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX	D7	D6	D5	D4	D3	D2	D1	D0	00
	This c	ommand	indicates the c	urrent statı	us of the	display as	describe	ed in the t	table belo	ow:			
	Bit	Value		Des	scription			Con	nment				
	D7	0	Top to	Bottom (W	hen MAI	OCTL B7=	'0').						
		1		to Top (W				-					
	D6	0		Right (WI									
		1		to Left (WI									
	D5	0		I Mode (W									
Description		0	LCD Refresh	Se Mode (V									
Description	D4	1	LCD Refresh										
		0		GB (When			IL D4- 1						
	D3	1		GR (When									
		0	LCD Refresh				L B2='0')						
	D2	1	LCD Refresh										
	D1		Switching	between S	egment (outputs an	d RAM	Set	to '0'				
	D0		Switching	between S	egment (outputs an	d RAM	Set	to '0'				
	X = D	on't care											
Restriction													
			Status		А	vailability	1						
	Norr	nal Mode	On, Idle Mode	Off, Sleep		Yes							
Register	Norr	nal Mode	On, Idle Mode	On, Sleep	Out	Yes							
Availability	Part	ial Mode	On, Idle Mode	Off, Sleep	Out	Yes	_						
	Part	ial Mode	On, Idle Mode	On, Sleep	Out	Yes							
			Sleep In			Yes							
		Status	Defa	ult Value									
	Pow	er On Se		h00h									
Default		SW Res		Change									
		HW Res		'h00h									
													1
											i	Legend	į
				RE	DMADCT	L(0Bh)					i	Command	$\neg \mid \mid$
							Hos	.+			! '—		
											i	Parameter	_/
Flow Chart		,			<u> </u>		Drive	er			\subseteq	Display	_)
. iow onait	/		1st Parameter	·· Dummy Pa	ad						i <	Action	$> \parallel$
	/			r: Send D[7:2		oower mode	status						
			Ziiu Faiaiiiele	-								Mode) "
			Ziiu Faiaillete							_/	i	Mode	
			Ziiu Falaillete							_/	Sequ	Mode	sfer
			Ziiu Falaillete							_/	Seal		sfer





8.2.7. Read Display Pixel Format (0Ch)

0.2.7. IXe		•	Ė		<u> </u>	OLMOD (I	Read	Disp	olay	COL	MOD)				
	D/CX	RDX	WF	X D17-8	D7	D6	D:	5	D	4	D3	D2	D1	D0	HEX
Command	0	1	111	1	0	0	0)	1	1	0	0	0Ch
1 st Parameter	1	1	1		Х	Х	Х		>		Х	Х	Х	Х	Х
2 nd Parameter	1	1	1		RIM		DPI [[2:0]			0		DBI [2:0]		06
	This com	nmand in	dicates	the current	status of th	e display	as de	escrib	oed i	n the	e table be	low:			
	RIM	D	PI[2:0]	RG	3 Interface	Format		DI	BI [2:	:0]	MPU Ir	nterface F	ormat		
	0	0	0	0	Reserve	ed	_	0	0	0	F	Reserved			
	0	0	0	1	Reserve	ed		0	0	1	F	Reserved			
	0	0	1	0	Reserve	ed	_	0	1	0		Reserved			
	0	0	1	1	12 bits / p		_	0	1	1		bits / pix			
5	0	1	0	0	Reserve		_	1	0	0		Reserved			
Description	0	1	0	1	16 bits / p		_	1	0	1		bits / pix			
	0	1	1	0	18 bits / p			1	1	0		bits / pix			
	0	1	1	1	Reserve		-	1	1	1		Reserved			
	1	1	0	1 (6 bit :	16 bits / p 3 times dat										
				(0-011.	18 bits / p		,								
	1	1	1	0 (6-bit :	B times dat		.)								
	X = Don'	t care		(0 2											
Destriction	-														
Restriction															
			Stat			Availabil	ity								
Register				Mode Off, S		Yes									
				Mode On, S		Yes									
Availability				Mode Off, SI		Yes									
	Partial	wode O	Slee	Mode On, SI	eep Out	Yes Yes									
			Oicc	<u>р III</u>		103									
					Dofo	ult Value									
		Status		RIM		PI [2:0])BI [2	2.01						
Default	Power	On Sequ	ience	1'b0		b000		3'b1							
		W Reset		No Chang		Chang		o Ch		\exists					
		W Reset		1'b0		b000		3'b1'							
													Г		1
				_									1	Legend	
					RDDCOL	(OCh)								Command	\neg \parallel
								Но	net				! =		<u> </u>
													i	Parameter	_/
Flow Chart						<u>'</u>		Driv	ver					Display)
			1st Pa	rameter: Dumm	v Read								$ \cdot $	Action	$>$ \parallel
				rameter: Send		y pixel form	at stat	us						Mode	\neg \parallel
												_/	i -		
													Seq	uential tran	sfer
															<u> </u>





8.2.8. Read Display Image Format (0Dh)

0Dh	-				RDD	IM (Read I	Display lı	mage Mo	de)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	1	0	1	0Dh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX	0	0	0	0	0		D [2:0]		00
Description	0: 0: 0: 0:	2:0] 00 01 10 11 her	Gamma Gamma Gamma Gamma	Descriptio curve 1 (C curve 2 (C curve 3 (C curve 4 (C Not define	n GC0 G2. GC1 G1. GC2 G2. GC3 G1.	2) 8) 5)	as descrit	ed in the	table bel	ow:			
Restriction													
Register Availability	Normal Partial	Mode On Mode On	Status , Idle Mode , Idle Mode , Idle Mode , Idle Mode Sleep In	e On, Slee e Off, Sleep	p Out p Out	Availabilit Yes Yes Yes Yes Yes Yes	У						
Default	Power S'	Status On Seque W Reset W Reset	ence	3'b00 3'b00 3'b00	0								
Flow Chart			1st Paramete 2nd Paramet				Ho Driv					Command Parameter Display Action Mode	





8.2.9. Read Display Signal Mode (0Eh)

0.2.3. IXE						/I (Read D	isplay S	ignal Mo	de)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	1	1	0	0Eh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX	D7	D6	D5	D4	D3	D2	D1	D0	00
Description	l	1 Te: 0 Te: 1 Te: 0 Ho 1 Ho 0 Ve 1 Ve 0 Pix	aring effect aring effect aring effect aring effect rizontal syn rizontal syn rtical sync. rtical sync. tel clock (D	Descript line OFF I line ON I line mode I line mode Inc. (RGB inc. (RGB inc. (RGB inte.	tion 1 2 nterface) nterface) Offace)	OFF ON FF N Face) OFF		ed in the t	able belo	w:			
Restriction	D2 D1 D0 X = Don'	1 Pix 0 Da 1 Da 0 Re 0 Re	tel clock (D ta enable (ta enable (served served	OTCLK, R DE, RGB i	GB interf nterface)	ace) ON OFF							
Restriction													
Register Availability	Normal Partial	I Mode On, I Mode On, Mode On, Mode On,	Idle Mode	On, Sleep Off, Sleep	Out Out	Yes Yes Yes Yes Yes Yes Yes Yes							
Default	Power S'	Status On Sequer W Reset W Reset	nce 8	ault Value B'h00h B'h00h B'h00h									
Flow Chart			st Parameter				Hos Drive				F	egend Command Carameter Display Action Mode	





8.2.10. Read Display Self-Diagnostic Result (0Fh)

	3 5 5 5 5	rispiay						Dia wa a - t	in Descrit	,			
0Fh					1	ead Disp	lay Self-	agnost	1)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	1	1	1	0Fh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX	D7	D6	0	0	0	0	0	0	00
	Bit		escription					Acti					
	D7		Loading De							k properly	/.		
	D6		nality Dete	ection	Invert th	ne D6 bit	if the disp						
	D5		Not Used					,0,					
Description	D4	l	Not Used					,0,					
	D3	l	Not Used					,0,					
	D2		Not Used					'0'					
	D1	l	Not Used					'0'	,				
	D0		Not Used					'0'	,				
Restriction													
	Norma	al Mode On	Status , Idle Mode	e Off, Slee		Availability Yes	У						
Register	Norma	al Mode On	, Idle Mod	e On, Slee	p Out	Yes							
Availability	Partia	l Mode On	, Idle Mode	Off, Slee	o Out	Yes							
	Partia	l Mode On	, Idle Mode	On, Slee	p Out	Yes							
			Sleep In			Yes							
					-								
	_	Status		ault Value									
Default		On Seque		8'h00h	-								
		SW Reset		8'h00h	4								
	<u> </u>	HW Reset		8'h00h									
										1			1
										ĺ	 	egend	
					RDDSDR	(0Fh)				į			$\neg \mid$
								- 4			_	Command	≓ ¦
							Ho 	st 			<u> </u>	Parameter	_/
Flour Object					\downarrow		Driv	er				Display	\supset :
Flow Chart												Action	<u> </u>
			1st Paramete 2nd Paramet			self-diagno	stic status			/ ¦			\leq !
	/				. 1					/ ¦		Mode	\mathcal{L}
										į	Sequ	ential transf	er
										ì			





8.2.11. Enter Sleep Mode (10h)

8.2.11.	Linter	Sieepi	vioue (1011)	-								
10h		T.	ı	T T	S	PLIN (Ent	er Sleep	Mode)	ī	1	1	1	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	1	0	0	0	0	10h
Parameter							arameter						
	This com	nmand cau	ses the Lo	CD module	to enter	the mini	mum pov	ver consu	imption r	node. In 1	this mode	e e.g. the	DC/DC
	converte	r is stopped	l, Internal o	scillator is s	stopped,	and pane	l scannino	g is stopp	ed.				
Description			Out		K	Blank	STC)P					
	MPU inte	erface and r	memory are	e still workin	ig and th	e memory	keeps its	contents	i.				
	X = Don'	t care											
				when modu		-						-	
Restriction				cessary to			_						
				tabilize. It w		cessary to	wait 120i	nsec afte	r sending	Sleep Ou	ut comma	nd (when	in Sleep
	In Mode)	before Sle	ep In comr	nand can be	e sent.								
			Status		Av	ailability							
D	Normal	Mode On,	Idle Mode	Off, Sleep C	Out	Yes							
Register	Normal	Mode On,	Idle Mode	On, Sleep C	Dut	Yes							
Availability	Partial	Mode On,	Idle Mode	Off, Sleep C	Out	Yes							
	Partial			On, Sleep C	Out	Yes							
		5	Sleep In			Yes							
Default	Power (Status On Sequen W Reset W Reset	ce Sleep Sleep	ault Value D IN Mode D IN Mode D IN Mode									
Flow Chart	Disp (Auto	SPLIN (SPLIN (SPLIN (Drain ch from L pane	ank screen fect to DISF	eep In mode	e after SI	Stop DO Conve	D/DC reter	ued.			Pa D	egend emmand rameter risplay Action Mode	






8.2.12. Sleep Out (11h)

11h					;	SLPOUT	(Sleep O	ut)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Parameter						No Pa	rameter						
	This comr	mand turns	off sleep m	node.									
	In this mo	de e.g. the	DC/DC cor	nverter is er	abled, In	ternal os	cillator is	started, a	ind panel	scanning	j is starte	d.	
			OVCC								65V ~ 3		
			VCI							2.	4V ~ 3.	6V	
Description		Interna	l Oscillat	or			Start						
		DI	DVDH	\	/CI		/						
		,	VGL	()V			_					
		,	VGH		/CI			,					
	X = Don't	care		•									
	This com	mand has r	no effect w	hen module	is alrea	dy in slee	ep out mo	de. Slee	p Out Mo	ode can o	only be le	eft by the	Sleep In
	Command	d (10h). It w	/ill be nece	ssary to wa	it 5msec	before s	ending ne	ext comm	and, this	is to allow	w time fo	r the cloc	k circuits
				ads all displ			_						
Restriction	cannot be	any abnor	mal visual	effect on th	e display	/ image if	factory d	lefault an	d registe	r values	are same	when thi	is load is
	done and	when the d	lisplay mod	lule is alrea	dy Sleep	Out –mo	de. The d	isplay mo	odule is o	loing self-	-diagnost	ic function	ns during
	this 5mse	c. It will be	necessary	to wait 120n	nsec afte	r sending	Sleep In	comman	d (when i	n Sleep C	Out mode) before S	Sleep Out
	command	l can be ser	nt.										
			N-4		A	U = 1- 1114 ·							
	Normal		Status dle Mode C	Off, Sleep O		ilability /es							
Register				n, Sleep O		es/es							
Availability				ff, Sleep Οι		⁄es							
	Partial I	Mode On, Id	dle Mode C	n, Sleep Ou	ıt `	⁄es							
		S	eep In		\	⁄es							
	5	Status	Defau	ılt Value									
Default	Power C	n Sequenc	e Sleep	IN Mode									
Delault	SV	V Reset	Sleep	IN Mode									
	HV	V Reset	Sleep	IN Mode									
Flow Chart	It takes 12	20msec to b	pecome Sle	eep Out mod	de after S	SLPOUT (command	issued.					









8.2.13. Partial Mode ON (12h)

12h					Р	TLON (Pa	rtial Mod	le On)						
· ·	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	1	0	0	1	0	12h	
Parameter						No P	arameter							
Description		ode, the No	•	I mode The	·				y the Par	tial Area	command	d (30H). T	o leave	
Restriction	This com	his command has no effect when Partial mode is active.												
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes													
Default	Status Default Value Power On Sequence Normal Display Mode ON SW Reset Normal Display Mode ON HW Reset Normal Display Mode ON													
Flow Chart	See Parti	ial Area (30	h)											





8.2.14. Normal Display Mode ON (13h)

13h					NORON	(Normal	Display	Mode On	1)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	1	0	0	1	1	13h
Parameter						No Pa	rameter						
Description	Normal di	isplay mode	on means	ay to normal Partial mod mode On co	e off.	(12h)							
Restriction	This com	mand has n	o effect wh	en Normal [Display n	node is a	ctive.						
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes												
Default	Power (Status On Sequend V Reset V Reset	e Norma										
Flow Chart	See Parti	al Area (30l	n)										





8.2.15. Display Inversion OFF (20h)

8.2.15.	וואפוע	ly inve	JOII C	/11 (20									
20h		T			DINV	OFF (Dis	play Inve	rsion OF	F)	T	ī	ı	1
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX	0	0	1	0	0	0	0	0	20h
Parameter	T 1 ·						Parameter	<u>r </u>					
	I his com	ımand is us	sed to reco	ver from a	ispiay inv	ersion mo	de.						
	This com	ımand mak	es no chai	nge of the	content o	f frame me	emory.						
	This com	mand doe	sn't change	e any othe	r status.								
				Mem	ory	1			Display F	Panel			
			+	++++	+++	 		-	+++		_		
Description											<u> </u>		
			+			╆ ┌		-					
							\neg /				_		
			+			-		-					
			1								_		
			l	1 1 1 1		I				1 1 1 1			
	X = Don'	t care											
Restriction	This com	mand has	no effect v	vhen modu	le alread	y is invers	ion OFF n	node.					
			Status		А	vailability							
Register		Mode On,				Yes	_						
		Mode On,				Yes	_						
Availability		Mode On, Mode On,				Yes Yes	_						
	Tartial		Sleep In	On, Sieep	Out	Yes							
			•		•								
		Status		Default Va									
Default		On Sequer W Reset		lay Inversi lay Inversi									
		W Reset		lay Inversi									
			1 -1-	<u> </u>									
							ı						
				Dianlasslas	varaian O	a Mada	į		Legen	d			
				Display Inv	ersion Oi	1 Mode	<i>)</i>						
							-		Comman	d	į		
					<u>\</u>		į		Paramete	r /			
							į		Display		1		
Flow Chart				INV	OFF(20h)]			=	į		
							Ì		Action	_>	1		
					\forall		į		Mode		1		
				Display Inv	ersion ∩	f Mode					İ		
				- opiay iii	5, 51011 OI	. 141000	/	Sequ	ential tra	nsfer	j		
							į				1		
							'_				ن.		



ILI9342

8.2.16. Display Inversion ON (21h)

21h	•	ty iliver				VON (Dis	play Inve	rsion ON)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	0	0	0	0	1	21h
Parameter						No	Paramete	r					
Description	This com	nmand is use	s no cha	nge of the	content c	f frame m	emory. Ev				ame mem	nory to the	e display.
Restriction	X = Don' This com	t care	o effect	when mod	ule alread	y is invers	sion ON m	ode.					
Register Availability	Normal Partial	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mode	On, Slee Off, Sleep	p Out p Out o Out	Yes Yes Yes Yes Yes Yes Yes Yes							
Default	Power S'	Status On Sequenc W Reset W Reset	ce	Display I	nult Value nversion (nversion (nversion (OFF							
Flow Chart				Display Inv	/ON(21h)				Comman Paramet Display Action Mode	er /			





8.2.17. Gamma Set (26h)

8.2.17.	Gamma Set (26n)												
26h	GAMSET (Gamma Set)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	11	1	XX	0	0	1	0	0	1	1	0	26h
Parameter	1	1	1	XX				GC	[7:0]				01
	This comn	nand is use	ed to select	the desired	Gamma	curve for	the curre	ent displa	y. A max	imum of 4	4 fixed ga	amma cur	ves can
			ve is selecte		the appr	ropriate bi	t in the p	arameter	as descr	ibed in th	e Table:		
	GC [7:0]		Curve Sele										
Description	01h		mma curve		_								
Description	02h		mma curve										
	04h 08h		mma curve										
			mma curve										
	Note: All other values are undefined.												
	X = Don't	care											
	Values of	GC [7:0] no	ot shown in	table above	are inval	lid and wil	I not cha	nge the c	urrent se	lected Ga	ımma cur	ve until v	alid
Restriction	value is re												
		5	Status		Avail	ability							
Desistes	Normal N	Mode On, I	dle Mode O	ff, Sleep Ou	t Y	es							
Register			dle Mode O			es							
Availability													
	Partial N			i, Sleep Out		es							
		3	eep In		T	es							
		tatus	Default										
Default		n Sequenc											
		Reset	8'h(
	L HV	Reset	8'h(Jin									
								,					
			_					i	Lege	end	-		
				GAMSE	T (26h)			!			j		
					(=5)			į [Comm	and			
								<u> </u>	Param	otor /	7 i		
					7			į <u>_</u>	raiaiii	etei /			
									Displa	ıy)	į		
Flow Chart				1st Parame	ter: GC[7	:0]		! >	Antin		¦		
			/			/	/	¦	Actio		į		
		•			·			! (Mod	e	1		
					<u> </u>			; \ \			į		
								1 (80	quential	transfer	\		
				New Gam Loa		e >		3	quential	u ui ioiti	ノį		
				Loa				!					
						/							



ILI9342

8.2.18. Display OFF (28h)

0.2.10.	Display OFF (2011)												
28h	DISPOFF (Display OFF) D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 H6												
Command	D/CX 0	RDX 1	WRX	D17-8 XX	D7 0	D6 0	D5 1	D4 0	D3 1	D2 0	D1 0	D0 0	HEX 28h
Parameter	0	1 1			U		Paramete		1	1 0] 0] 0	2811
Description	This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Memory Display Panel								nd blank				
	X = Don'	't care.											
Restriction	This com	This command has no effect when module is already in display off mode.											
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default	Status Default Value Power On Sequence Display OFF SW Reset Display OFF HW Reset Display OFF												
Flow Chart				DISP	y On Moo	n)		Sec	Leger Commar Paramet Display Action Mode	er /			



8.2.19. Display ON (29h)

29h	DISPON (Display ON)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	0	1	29h
Parameter	No Parameter												
	This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled. This command makes no change of contents of frame memory. This command does not change any other status												
Description		- - - - - - -		Memory		- - - - - -			Disp	olay Par	nel	- - - - -	
Restriction	X = Don't care. This command has no effect when module is already in display on mode.												
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default	Status Default Value Power On Sequence Display OFF SW Reset Display OFF HW Reset Display OFF												
Flow Chart				DIS	ay Off Mo	n)			Paramete Display Action Mode ential tran				






8.2.20. Column Address Set (2Ah)

2Ah	CASET (Column Address Set)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	0	1	0	1	0	2Ah
1 st Parameter	1	1	1	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	Neted
2 nd Parameter	1	1	↑	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	Note1
3 rd Parameter	1	1	↑	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	Neted
4 th Parameter	1	1	↑	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	Note1
This command is used to define area of frame memory where MPLI can access. This command makes no change on the													

This command is used to define area of frame memory where MPU can access. This command makes no change on the other driver status. The values of SC [15:0] and EC [15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.



X = Don't care

Description

SC [15:0] always must be equal to or less than EC [15:0].


Restriction Note 1: When SC [15:0] or EC [15:0] is greater than 013Fh (When MADCTL's B5 = 0) or 00EFh

(When MADCTL's B5 = 1), data of out of range will be ignored

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
,	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

	Status	Default Value					
	Power On Sequence	SC [15:0]=0000h	EC [15:0]=013Fh				
Default	SW Reset	SC [15:0]=0000h	If MADCTL's B5 = 0: EC [15:0]=013Fh If MADCTL's B5 = 1: EC [15:0]=00EFh				
	HW Reset	SC [15:0]=0000h	EC [15:0]=013Fh				










8.2.21. Page Address Set (2Bh)

8.2.21. P	age A	aares	s Set ((∠BN)									
2Bh						PASET	(Page Ad	dress Set)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
1 st Parameter	1	1	1	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	Note1
2 nd Parameter	1	1	1	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Note
3 rd Parameter	1	1	1	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	Note1
4 th Parameter	1	1	1	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	110101
Description	other di	river statu	ıs. The v	alues of the Fram	SP [15:0] →							
Restriction	SP [15:0)] always When SP		EP [15:0]		n EP [15:0 r than 00E		MADCTL	's B5 = 0)	or 013Fh	(When M	ADCTL's I	35 = 1),
			Status	1 6" =		Availabi	lity						
Register				ode Off, Si		Yes	$\overline{}$						
•				ode On, Sl de Off, Sl		Yes Yes							
Availability						Yes							
	Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
		Status				Default	Value						
	Power On Sequence SP [15:0]=0000h EP [15:0]=00EFh												
Default		SW Reset		P [15:0]=(0000h	If MADCTI	's B5 = 0						
	F	IW Reset	S	P [15:0]=0		EP [15:0]=			_				







8 2 22 Memory Write (2Ch)

8.2.22. N	lemor	y Writ	e (2C	1)									
2Ch						RAMWR (Memory	Write)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
1 st Parameter	1	1	1		1			01 [17:0]	-		<u> </u>		XX
:	1	1	1					0x [17:0]					XX
N th Parameter	1	1	1				С	n [17:0]					XX
	This co	mmand is	s used to	transfer data	a from MF	U to frame	e memor	y. This co	mmand r	nakes no	change to	the other	er driver
	etatue	Whon thi	is comm	and is accept	tad tha a	olumn roa	ictor and	I the page	rogistor	are reset	to the St	art Colur	nn/Start
						_		_	_				
Description	Page p	ositions.	The Start	Column/Star	t Page po	sitions are	differen	t in accord	lance witl	n MADCT	L setting.	Then D	[17:0] is
	stored i	n frame r	nemory a	nd the colum	n register	and the pa	age regis	ter increm	ented. S	ending an	y other co	mmand o	an stop
	frame V	Vrite. X =	Don't ca	ra									
Restriction	In all co	olor mode	s, there i	s no restrictio	on leng	th of parar	neters.						
							_						
			Statu			Availability	/						
Register				lode Off, Sle		Yes							
				lode On, Sle		Yes							
Availability	1			ode Off, Slee		Yes							
	Partic	ai woue C	Sleep		ep Out	Yes Yes							
			Оісср			103							
		Status		D	efault Val	ue							
Default	Powe	r On Seq	uence	Contents of r	memory is	set rando	mly						
		SW Rese		Contents of									
		HW Rese	t	Contents of	memory i	s not clear	ed						
			Γ	CASET (2	2Ah)								
			L	₩ (2	-,,			_ If Needed					
		/	1st	Parameter: S0	C[15:8]		7 (Needed					
			2nd	Parameter: S Parameter: E	C[7:0]	/	/		l L	Leg	end]	
			441-	Parmeter EC[7.01	/			-	_		1	
				V					į (Comr	nand] ¦	
			٢	PASET (2	DDb)				_ į /	Parar	neter	7	
			L	PASET (2	2611)						$\equiv = $	į	
									- (Disp	lay) ¦	
		/		Parameter: SF Parameter: S						Act	ion	· ¦	
Flow Chart			3rd	Parameter: El	P[15:8]	/	/		į,	Ma	da .	\	
			4th	Parameter: El	P[7:0]	/			- į · (Mo	<u>de</u>	' į	
				\downarrow			_		/	Coguentio	Ltranafar		
			٢	DAMMD	2Ch)				\	Sequentia	ı ıransiei	ノ¦	
			L	RAMWR(2011)			If Needed	i			'	
				▼									
				Image Da	ata								
			D1	[17:0],D2[17:0)]Dn[17:0	1							
			_			-]							
				<u>\psi}</u>									
			٦	Any Comr	mend								
	1			Ally Collin	c.iu								



ILI9342

8.2.23. Color Set (2Dh)

2Dh						RGBS	ET (Cold	or Set)										
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX					
Command	0	1	1	XX	0	0	1	0	1	1	0	1	2Dh					
1 st Parameter	1	1	1	XX				R00	[5:0]				XX					
n th Parameter	1	1	1	XX				Rnn	[5:0]				XX					
32 nd Parameter	1	1	1	XX				R31	[5:0]				XX					
33 rd Parameter	1	1	1	XX				G00	[5:0]				XX					
n th Parameter	1	1	1	XX				Gnn	[5:0]				XX					
96 th Parameter	1	1	1	XX				G64	[5:0]				XX					
97 th Parameter	1	1	1	XX				B00	[5:0]				XX					
n th Parameter	1	1	1	XX				Bnn	[5:0]				XX					
128 th Parameter	1	1	1	XX				B31	[5:0]				XX					
Description	128 bytes This com next time	mand has	no effect	on other	comman			-										
Restriction		-			-			-										
			Status		Availability													
	Normal	Mode On	, Idle Mod	de Off, Sle														
Register				de On, Sle														
Availability	Partial	Mode On,	Idle Mod	le Off, Sle	ep Out	Yes												
·	Partial	Mode On,	, Idle Mod	le On, Sle	ep Out	Yes												
			Sleep In			Yes												
Default	Power (Status On Seque V Reset V Reset		Rando ontents of	ult Value m values LUT prof m values	tected												
Flow Chart	RGBSET (2Dh) Command 1st Parameter: R00[5:0] 32nd Parameter: R31[5:0] 33rd Parameter: G00[5:0] 96th Parameter: G63[5:0] 97th Parameter: B00[5:0] 128th Parameter: B31[5:0] Sequential transfer																	





8.2.24. Memory Read (2Eh)

2Eh	RAMRD (Memory Read)															
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	0	0	1	0	1	1	1	0	2Eh			
1 st Parameter	1	1	1	XX	xx											
2 nd Parameter	1	1	1		D1 [17:0]											
:	1	1	1					0x [17:0]					XX			
(N+1) th Parameter	1	1	1		Dn [17:0]											
	This so	This command transfers image data from II 10242's from a manage to the heat processor starting at the pival														

This command transfers image data from ILI9342's frame memory to the host processor starting at the pixel location specified by preceding set_column_address and set_page_address commands.

If Memory Access control B5 = 0:

The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the host processor sends another command.

If Memory Access Control B5 = 1:

The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value or the host processor sends another command.

Restriction There is no restriction on length of parameters.

Register

Availability


Description

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Contents of memory is set randomly
SW Reset	Contents of memory is set randomly
HW Reset	Contents of memory is set randomly








8.2.25. Partial Area (30h)

30h		PLTAR (Partial Area) D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	0	0	0	30h		
1 st Parameter	1	1	1	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00		
2 nd Parameter	1	1	1	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00		
3 rd Parameter	1	1	1	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	00		
4 th Parameter	1	1	1	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	EF		
	Frame M	the Start R lemory Lin	e Pointer.			End Row	(ER), as	illustrated	l in the fig	gures belo	ow. SR ar	nd ER refe	er to the		
				5:0] ->						}	Partial Area				
	If End Re	ow>Start F		5:0] ->	B4=1:-										
	II LIIG IX	ow-start i	NOW WITEIT	WIADCIL -	D4-1					_					
Description			End F ER[1	Row 5:0] →							Domini				
Description			Start F	Row -							Partial Area				

If End Row<Start Row when MADCTL B4=0:-



If End Row = Start Row then the Partial Area will be one row deep.

X = Don't care.

Restriction SR [15...0] and ER [15...0] cannot be 0000h nor exceed 00EFh.





	Status Availability
Dogistor	Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes
	Status Default Value
5.6.11	SR [15:0] ER [15:0]
Default	Power On Sequence 16'h0000h 16'h00EFh
	SW Reset 16'h 0000h 16'h 00EFh
	HW Reset 16'h 0000h 16'h 00EFh
	1. To Enter Partial Mode
	1. To Litter Fatual Mode
	PLTAR(30h) Legend
	Legend
	1st Parameter: SR[15:8] Command
	2nd Parameter. SR[7:0] Parameter
	3rd Parameter: ER[15:8] Display
	/ 4th Parameter: ERI7:0l /
	Action
	Mode
	PTLON(12h)
	▼ Sequential transfer
	Partial Mode
	1 al dai Widde
	2. To Leave Partial Mode
	Partial Mode
Flow Chart	
	Legend
	DISPOFF (28h)
	Command
	NORON(13h) Parameter
	Display
	Sopius
	Partial Mode OFF Action
	Mode
	RAMRW(2Ch)
	Sequential transfer
	Image Data
	Image Data D1[17:0],D2[17:0]Dn[17:0]
	DISPON(29h)



8.2.26. Vertical Scrolling Definition (33h)

33h	VSCRDEF (Vertical Scrolling Definition)														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	0	1	1	33h		
1 st Parameter	1	1	1	XX	TFA [15:8]										
2 nd Parameter	1	1	1	XX	TFA [7:0]										
3 rd Parameter	1	1	1	XX				VSA	[15:8]				00		
4 th Parameter	1	1	1	XX				VSA	[7:0]				F0		
5 th Parameter	1	1	1	XX	BFA [15:8]										
6 th Parameter	1	1	1	XX	BFA [7:0]										


This command defines the Vertical Scrolling Area of the display.

When MADCTL B4=0

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). TFA, VSA and BFA refer to the Frame Memory Line Pointer.



Description

When MADCTL B4=1


The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).


The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).


















8.2.27. Tearing Effect Line OFF (34h)

34h	TEOFF (Tearing Effect Line OFF) D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX															
	D/CX															
Command	0	1	1	XX	0	0	1	1	0	1	0	0	34h			
Parameter						ı	No Param	eter								
Description	This con		s used to	turn OFF	(Active Lo	w) the Tea	aring Effec	ct output si	ignal from	the TE sig	ınal line.					
Restriction	This cor	mmand h	as no effe	ect when ⁻	Tearing Ef	fect outpu	t is alread	y OFF.								
Register Availability	Norma Partia	al Mode C Il Mode O	On, Idle M On, Idle M	ode Off, Sode On, Sode Off, Sode On, So	Sleep Out Sleep Out Sleep Out Sleep Out											
Default		Status On Sequ SW Reset	uence t	Default Va OFF OFF OFF	alue											
Flow Chart			(Line Outp	4h)		Sec	Commar Paramete Display Action Mode	er /						






8.2.28. Tearing Effect Line ON (35h)

0.2.20.	TEON (Tearing Effect Line ON)														
35h	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX														
Command	0	1	<u>↑</u>	XX	0	0	1	1	0	1	0	1	35h		
Parameter	1	1	1	XX	0	0	0	0	0	0	0	М	00		
	This co	mmand is	s used to	turn ON	the Teari	ng Effect	output sig	nal from t	he TE sig	nal line. T	his output	is not aff	ected by		
	changin	g MADC	TL bit B4	. The Tea	ring Effec	t Line On	has one p	oarameter	which de	scribes the	e mode of	the Teari	ng Effect		
	Output I	Line.													
	When N	1=0·													
			-4 0 -44		:-46)/ 5	N I - i i -	.								
	ine rea	aring ⊨πe	ct Output	line cons	ISTS OF V-E	Blanking in	tormation	oniy:							
					يما		tvdl		tvd	h J					
Description	Vertio	Vertical Time Scale													
Description															
	When N	When M=1:													
	The Tea	The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:													
		Vertical Time Scale / tvdh													
	Vertic														
		•								<u> </u>					
	Note: D	uring Sle	ep In Mod	de with Te	aring Effe	ct Line On	, Tearing	Effect Out	put pin wi	I be active	Low.				
	X = Dor	i't care.													
Restriction	This cor	mmand h	as no effe	ect when 1	Γearing Ef	fect outpu	t is alread	y ON							
			Status			Availab	ility								
Register					Sleep Out										
Register					Sleep Out										
Availability				ode Off, S	· ·	Yes									
	Partia	I Mode O		ode On, S	leep Out	Yes									
			Sleep I	n		Yes									
		Status	I	Default Va	lue										
Default	Power	On Sequ	uence	OFF											
Delault	5	SW Reset	t	OFF											
	F	HW Reset	t	OFF											









8.2.29. Memory Access Control (36h)

36h					MADCTL	(Memor	y Access	Control)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Parameter	1	1	1	XX	MY	MX	MV	ML	BGR	МН	0	0	00

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.


Bit	Name	Description				
MY	Row Address Order					
MX	Column Address Order	These 3 bits control MPU to memory write/read direction.				
MV	Row / Column Exchange					
ML	Vertical Refresh Order	LCD vertical refresh direction control.				
BGR	RGB-BGR Order	Color selector switch control				
BGR	RGB-BGR Oldel	(0=RGB color filter panel, 1=BGR color filter panel)				
MH	Horizontal Refresh ORDER LCD horizontal refreshing direction control.					


Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.


X = Don't care.

Description

Top-Left (0,0) memory (example) Send 1st (1) Send 2nd (2) Send 3rd (3) Send last (240)
















8.2.30. Vertical Scrolling Start Address (37h)


37h					VSCRSA	DD (Verti	cal Scroll	ling Start	Address)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0 0 1 1 0 1 1 3										
1 st Parameter	1	1	1	XX				VSP	[15:8]				00		
2 nd Parameter	1	1	1	XX		VSP [7:0]									

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 240 and VSP='3'.




Description

When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 240 and VSP='3'.



Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. VSP refers to the Frame Memory line Pointer.

(2) This command is ignored when the ILI9342 enters Partial mode.

X = Don't care

Restriction





	State	Availability			
	Normal Mode On, Idle	Mode Off, Sleep Out	Yes		
Register	Normal Mode On, Idle	Mode On, Sleep Out	Yes		
Availability	Partial Mode On, Idle Mode On, Sleep Partial Mode On, Idle Mode On, Sleep Sleep In Status Default Value VSP [15:0]	Mode Off, Sleep Out	No		
	Partial Mode On, Idle I	Mode On, Sleep Out	No		
	Sleep	Sleep In			
		Default Value			
	04-4	20.00.00			
	Status	VSP [15:0]			
Default		VSP [15:0]			
Default	Power On Sequence	VSP [15:0] 16'h0000h			
Default	Power On Sequence SW Reset	VSP [15:0] 16'h0000h 16'h0000h			





8.2.31. Idle Mode OFF (38h)

38h	IDMOFF (Idle Mode OFF)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	1	1	1	0	0	0	38h	
Parameter						No Pa	arameter							
	This com	mand is us	ed to recov	er from Idl	e mode o	n.								
Description		e off mode,	LCD can d	lisplay max	imum 26	2,144 colo	ors.							
	X = Don'i	X = Don't care.												
Restriction	This com	This command has no effect when module is already in idle off mode.												
		Obstace Assetts to the control of th												
	Status Availability													
Register	Normal Mode On, Idle Mode Off, Sleep Out Yes													
Register	Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes													
Availability														
	Partial	Mode On, I		On, Sleep (Out	Yes								
			Sleep In			Yes								
Default	Status Default Value Power On Sequence Idle mode OFF SW Reset Idle mode OFF HW Reset Idle mode OFF													
Flow Chart				IDMOF	F(38h)			CC Pro	egend ommand arameter Display Action Mode Intial trans					






8.2.32. Idle Mode ON (39h)

39h						IDMON	(Idle Mod	e ON)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	, D4	D3	D2	D1	D0	HEX
Command	0	1	\(\frac{1}{2}\)	XX	0	0	1	1	1	0	0	1	39h
Parameter	Ŭ		'	701			Paramete						00.1
Description	This command is used to enter into Idle mode on. In the idle on mode, color expression is reduced. The primary and the secondary colors using MSB of each of the idle on mode, so color depth data is displayed. Memory												I B in the
Restriction			no effect v	when mod	ule is alre	eady in idle	e off mode	I_					
Register Availability	Normal Partial	Mode On Mode On, Mode On,	Status , Idle Mode , Idle Mode Idle Mode Idle Mode Sleep In	On, Slee Off, Slee	p Out p Out o Out	Availability Yes Yes Yes Yes Yes Yes							
Default	Power S'	Status On Seque W Reset W Reset	nce Idle	fault Value mode OF mode OF mode OF	F F								









8.2.33. COLMOD: Pixel Format Set (3Ah)

	PIXSET (Pixel Format Set)														
3Ah							IXSE			1					
	D/CX	RDX	WRX	D17-8	3	D7		D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX		0	+	0	1	0	0	1	1	0	3Ah
Parameter	1	1	<u> </u>	XX		0			DPI [2:0]		0		DBI [2:0]		66
	This com	mand sets	the pixel for	mat for t	he R	GB ii	mage	e data ı	ised by th	ne interfac	ce. DPI [2	2:0] is the	pixel forn	nat select	of RGB
	interface	and DBI [2:	0] is the pix	cel forma	t of N	/IPU	inter	face. If	a particu	lar interfa	ce, eithe	r RGB inte	erface or	MPU inte	rface, is
	not used	then the co	rresponding	bits in t	he pa	aram	eter	are ign	ored. The	pixel forr	mat is sh	own in the	table bel	ow.	
	DPI [2:		nterface Fo		_	BI [2		_	Interface	-					
	0 0		Reserved	mat	0	0	0	1411 0	Reserve						
Description	0 0	1	Reserved		0	0	1		Reserve	d					
Description	0 1	0	Reserved		0	1	0		Reserve	d					
	0 1	1 1:	2 bits / pixe		0	1	1	1	2 bits / pi	xel					
	1 0		Reserved		1	0	0		Reserve						
	1 0		6 bits / pixe		1	0	1		6 bits / pi						
	1 1 0 18 bits / pixel 1 1 0 18 bits / pixel 1 1 1 Reserved 1 1 1 1 Reserved 1														
		X = Don't care													
	X = DOIT	^ - Duilt cale													
Restriction															
	Status Availability														
Register	Normal Mode On, Idle Mode Off, Sleep Out Yes														
_		al Mode On						Yes							
Availability		al Mode On, al Mode On,						Yes Yes							
	1 drue		Sleep In	011, 0100	<i>,</i> p			Yes							
							Dot	ault Va	luo						
		Status			DPI	[2:0]	Dei	auit va	DBI	[2:0]					
Default	Power (On Sequenc	ce		3'b'				3'b						
		SW Rese		١	lo Ch	ange	Э		No Cł	nange					
		HW Rese	t		3'b1	110			3'b	110					
										L	Lege	nd	_ [
				CC	DLMC	D (3,	Ah)			1			i		
						- (-	,				Comma	and			
					_					/	Parame	eter /	1		
					· ·					! =	Dionlo		į		
Flow Chart				DPI[2:0]							Displa	y	į		
				DBI[2:0]	MCC) ріхє	ei tori	nat		; <	Actio	<u> </u>	į		
	Mode														
								7		_			-		
				Aı	ту Со	mma	nd			Se	quential t	ransfer) 		
					-					<u> </u>			 		
										'					





8.2.34. Write Memory Continue (3Ch)

3Ch					1	Write Me	mory Co	ntinue								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch			
1 st Parameter	4	4	*		D4147.01											
i Parameter	ı	ı			D1[17:0]											
X th Parameter	1	4	*		DV/47.01											
A Farameter	ı	ı						DX[17:0]					3FFFF			
N th Parameter	4	4	*					DNI(47.01	ı				00000			
N Parameter	ı	I			DN[17:0]											
	This command transfers image data from the host processor to the display module's frame memory continuing from the pixel															

This command transfers image data from the host processor to the display module's frame memory continuing from the pixe location following the previous write memory continue or write memory start command.

If MADCTL B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write memory start or write memory continues. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

If MADCTL B5 = 1:

Description

Data is written continuing from the pixel location after the write range of the previous write memory start or write memory continues. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

Sending any other command can stop frame Write.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=1

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

Restriction

A write memory start should follow a set column address, set page address or set address mode to define the write address. Otherwise, data written with write memory continue is written to undefined addresses.





	1			
	Stat	us	Availability	
	Normal Mode On, Idle	Mode Off, Sleep Out	Yes	
Register	Normal Mode On, Idle	Mode On, Sleep Out	Yes	
Availability	Partial Mode On, Idle I	Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle I	Mode On, Sleep Out	Yes	
	Sleep In		No	
	Status	Default Value	9	
Default	Power On Sequence	Random value	e	
Delauit	SW Reset	No change		
	HW Reset	No change		
Flow Chart	In D1[1	emory_continue nage Data 7:0],D2[17:0] .,Dn[17:0]		Legend Command Parameter Display Action Mode Sequential transfer





3Eh					F	Read Mer	nory Cor	ntinue								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	0	0	1	1	1	1	1	0	3Eh			
1 st Parameter	1	1	1	XX	xx											
2 nd Parameter	1	^	1		D1[17:0]											
2 Farameter	'	l	'		Di[ii.o]											
x st Parameter	1	^	1		DX[17:0]											
x Faraillelei	ļ	I	ļ ļ		DX[17:0]											
N st Parameter	1	↑	1					DN[17:0]					00000			
14 Tarameter	'	1	<u>'</u>					DIV[17.0]					3FFFF			
	This com	mand trans	sfers image	e data from	the disp	olay modu	ıle's fram	e memor	y to the h	ost proce	ssor cont	inuing fro	m the			
	location f	ollowing th	e previoue	read mem	on/ conti	inua (3Eh) or read	memory	etart (2Ek	a) comma	nd					
	location	ollowing th	e previous	reau mem	iory corti	iliue (SEII) or read	inemory	start (ZLI	i) Comma	iiu.					
	If MADC	TI B5 = 0:														
	II WADO	If MADCTL B5 = 0:														

Description

If MADCTL B5 = 1:

Pixels are read continuing from the pixel location after the read range of the previous read memory start or read memory continues. The page register is then incremented and pixels are read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value and the page register equals the EP value, or the host processor sends another command.

continues. The column register is then incremented and pixels are read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value and the column register equals the

This command makes no change to the other driver status.

EC value, or the host processor sends another command.

Restriction

A read memory start should follow a set column address, set page address or set address mode to define the read location.

Otherwise, data read with read memory continue is undefined.

Register Availability


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Random data
SW Reset	No change
HW Reset	No change











8 2 36 Set Tear Scan line (44h)

8.2.36. S	Set Tear Scan line (44h)														
44h						Set Tear	Scan line	e							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	1	0	0	0	1	0	0	44h		
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	0	STS[8]	00		
2 nd Parameter	1	1	1	XX				STS	S[7:0]				00		
Description	This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches line N. The TE signal is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode. Tearing Effect Output Line mode. Vertical Time Scale														
		Note that set tear scan line with N=0 is equivalent to set tear on with M=0. The Tearing Effect Output line shall be active low when the display module is in Sleep mode.													
Restriction	-														
Register Availability Default	Normal Partial I Partial I Sleep Ir S Power C SW Res	Mode On, lo Do Mode On, lo Mode On, lo Mode On, lo Mode On, lo	dle Mode Of dle Mode Of dle Mode Of												
Flow Chart	TE Output On or Off Send 1st parameter STS[8] Send 2nd parameter STS[7:0] TE Output On the Nth line TE Output On the Nth line Legend Command Parameter Display Action Mode Sequential transfer														





8.2.37. Get Scan line (45h)

0.2.37. G	3.2.37. Get Scan line (45n)													
45h						Get Sc	an line							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	1	0	0	0	1	0	1	45h	
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Χ	
2 nd Parameter	1	1	1	XX	0	0	0	0	0	0	GTS	[9:8]	00	
3 rd Parameter	1	1	1	XX				GTS	[7:0]				00	
Description	device is as Line 0.	ay returns the defined as \	/SYNC + V	BP + VACT	+ VFP.	The first	scan line	is define						
Restriction	None	None												
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default	Default Value GTS [9:0] Power On Sequence GTS [9:0]=0000h SW Reset GTS [9:0]=0000h HW Reset GTS [9:0]=0000h													
Flow Chart				get_scand Wait 3us Dummy Re 1st parameter 2nd parameter	ad GTS[9:8]			-	Pa Pa	gend mmand rameter Display Action Mode Sequential transfer				





8.2.38. Read ID1 (DAh)

DAh	RDID1 (Read ID1)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	0	1	1	0	1	0	DAh	
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х	
2 nd Parameter	1	1	1	XX				ID1	[7:0]				XX	
Description	The 1 st p	This read byte identifies the LCD module's manufacturer ID and it is specified by User The 1 st parameter is dummy data. The 2 nd parameter is LCD module's manufacturer ID. X = Don't care												
Restriction														
			Status			Availability	/							
Desistan	Normal	Mode On	, Idle Mod	e Off, Slee	p Out	Yes								
Register				e On, Slee		Yes								
Availability				e Off, Slee		Yes								
	Partial			e On, Slee	o Out	Yes								
			Sleep In			Yes								
Default	Power	Status On Seque W Reset		Default V fore MTP 8'h00l	program h) (After I	fault Value MTP prog TP value TP value							
	Н	W Reset		8'h00l	h	М	TP value							
Flow Chart	RDID1(DAh) Host Driver Display Action Action Mode Sequential transfer													





8.2.39. Read ID2 (DBh)

DBh	RDID2 (Read ID2)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	1	1	XX	X	Х	X	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX	1				ID2 [6:0]				XX
Description	changes The 1 st p	each time parameter parameter can be pr	e a revision is dummy	ick the LCl on is made or data. nodule/driving by MTP	to the dis	splay, mat	erial or co	onstructio	n specifica	itions.		's agreem	ent) and
Restriction													
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default	Power	Status On Seque W Reset		Default efore MTF 8'h8 8'h8 8'h8	P program 0h 0h	n) (After	efault Value MTP prog MTP value MTP value MTP value	gram)					
Flow Chart	RDID2(DBh) Host Driver 1st Parameter: Dummy Read 2nd Parameter: Send ID2[7:0]											Command Parameter Display Action Mode	fer





8.2.40. Read ID3 (DCh)

DCh	RDID3 (Read ID3)													
_	D/CX	RDX	WRX	D17-8	D7	D6	D:	5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0		1	1	1	0	0	DCh
1 st Parameter	1	1	1	XX	Х	X	Х	,	Χ	Χ	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX					ID3	[7:0]				XX
Description	The 1 st The 2 nd The ID3	This read byte identifies the LCD module/driver and It is specified by User. The 1 st parameter is dummy data. The 2 nd parameter is LCD module/driver ID. The ID3 can be programmed by MTP function. X = Don't care												
Restriction														
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default		Status r On Sequ SW Reset	uence	Before M [*] 8'h 8'h	ult Value TP program n00h n00h		er MTI MTP MTP	It Value P prog value value value	ıram)					
Flow Chart	RDID3(DCh) Host Driver Display Action Action Mode Sequential transfer											fer		





8.3. Description of Extended Command set

8.3.1. RGB Interface Signal Control (B0h)

B0h					IFM	IODE (In	nterface	Mode C	ontro	ol)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	.	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1		0	0	0	0	B0ł
Parameter	1	1	↑	XX	BYPASS	RCI	M[1:0]	0		VSPL	HSPL	DPL	EPL	40
Description	EPL: DI DPL: DI HSPL: VSPL: V	E polarity OTCLK p HSYNC p VSYNC p :0]: RGB	("0"= Higolarity secondarity ("locality ("locality ("locality ("locality (to interface")")	gh enable et ("0"= da 0"= Low le 2"= Low le e selection fer mode	play interfaction for RGB inte	erface, ". t the risin ock, "1"= ck, "1"=	1"= Lowng time, High le	v enable for the sync of the s	or RG a fetcl clock) clock)	GB interfa	ace)		d is receiv	ved.
		S: Select PASS 0 1	display (•	irect to Shift	y Data P	ath		gister	when R	GB Interfa	ace is use	d.	
Restriction	BY	O 1		•	Display irect to Shift M	y Data P Registe	ath		gister	when R	GB Interfa	ace is use	d.	
Restriction Register Availability	SETEX Norma Norma Partia	TC turn o	n to enal Stat DN, Idle N DN, Idle IN, Idle IN, Idle IN	Dole this co	Display irect to Shift M	Avair Y	ath		gister	when R	GB Interfa	ace is use	d.	
Register	SETEX Norma Norm Partia Partia	TC turn o	n to enal Stat DN, Idle I DN, Idle I N, Idle I Sleep uence	Dole this co	Displayirect to Shift M mmand. F, Sleep OUT, Sleep OUT Sleep OUT	Avair Y Y Y Y Def	lability /es /es /es /es	alt)	DI 1''	PL bo	GB Interfa	ace is use	d.	





8.3.2. Display Waveform Cycle 1 (In Normal Mode/Full Colors) (B1h)

B1h	CYCSET1 (Set Display Waveform Cycle In Normal Mode / Full colors)												
	D/CX	RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX											
Command	0	1	1	XX	1	0	1	1	0	0	0	1	B1h
1 st Parameter	1	1 1 1 XX 0 0 0 0 0 DIVA [1:0] 00											
2 nd Parameter	1	1 1 1 XX 0 0 0 RTNA [4:0] 1B											

DIVA [1:0]: division ratio for internal clocks when Normal mode.

DIVA	[1:0]	Division Ratio
0	0	fosc
0	1	fosc / 2
1	0	fosc / 4
1	1	fosc / 8

RTNA [4:0]: RTNA[4:0] is used to set 1H (line) period of Normal mode at MPU interface.

	13113	יי ני	.oj is uscu to sci			
Description		RTI	NA [4:0]		Clock per Line
	0	0	0	0	0	Setting prohibited
	0	0	0	0	1	Setting prohibited
	0	0	0	1	0	Setting prohibited
	0	0	0	1	1	Setting prohibited
	0	0	1	0	0	Setting prohibited
	0	0	1	0	1	Setting prohibited
	0	0	1	1	0	Setting prohibited
	0	0	1	1	1	Setting prohibited
	0	1	0	0	0	Setting prohibited
	0	1	0	0	1	Setting prohibited
	0	1	0	1	0	Setting prohibited

	RT	NA [4:0]		Clock per Line
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NA [4:0]		Clock per Line
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks

Restriction SETEXTC turn on to enable this command.

Register
Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Chahua	Default Value			
Status	DIVA [1:0]	RTNA [4:0]		
Power ON Sequence	2'b00	5'h1Bh		
SW Reset	2'b00	5'h1Bh		
HW Reset	2'b00	5'h1Bh		





8.3.3. Display Waveform Cycle 2 (In Idle Mode/8 colors) (B2h)

B2h	CYCSET2 (Set Display Waveform Cycle In Idle Mode / 8 colors)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	0	1	0	B2h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	DIVB	[1:0]	00
2 nd Parameter	1	1	1	XX	0	0	0		F	RTNB [4:0)]	•	1B

DIVB [1:0]: division ratio for internal clocks when Idle mode.

DIVB	[1:0]	Division Ratio
0	0	fosc
0	1	fosc / 2
1	0	fosc / 4
1	1	fosc / 8

RTNB [4:0]: RTNB[4:0] is used to set 1H (line) period of Idle mode at MPU interface.

	1111	oj is uscu to set				
Description		RTI	NB [4	Clock per Line		
-	0	0	0	0	0	Setting prohibited
	0	0	0	0	1	Setting prohibited
	0	0	0	1	0	Setting prohibited
	0	0	0	1	1	Setting prohibited
	0	0	1	0	0	Setting prohibited
	0	0	1	0	1	Setting prohibited
	0	0	1	1	0	Setting prohibited
	0	0	1	1	1	Setting prohibited
	0	1	0	0	0	Setting prohibited
	0	1	0	0	1	Setting prohibited
	0	1	0	1	0	Setting prohibited

RTNB [4:0]				Clock per Line	
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

RTNB [4:0]					Clock per Line
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks

Restriction | SETEXTC turn on to enable this command.

Register Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Otation	Default Value				
Status	DIVB [1:0]	RTNB [4:0]			
Power ON Sequence	2'b00	5'h1Bh			
SW Reset	2'b00	5'h1Bh			
HW Reset	2'b00	5'h1Bh			





8.3.4. Display Waveform Cycle (In Partial Mode/Full Colors) (B3h)

B3h			CYCS	SET3 (Set I	Display V	Vaveform	Cycle In	Partial I	Mode / Fu	ıll colors)		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	0	1	1	B3h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	DIVO	[1:0]	00
2 nd Parameter	1	1	1	XX	0	0	0		F	RTNC [4:0)]	•	1B

DIVC [1:0]: division ratio for internal clocks when Partial mode.

DIV	C [1:0]	Division Ratio
0	0	fosc
0	1	fosc / 2
1	0	fosc / 4
1	1	fosc / 8

RTNC [4:0]: RTNC [4:0] is used to set 1H (line) period of Partial mode at MPU interface.

		•	•			
Description		RTI	NC [4:0]		Clock per Line
	0	0	0	0	0	Setting prohibited
	0	0	0	0	1	Setting prohibited
	0	0	0	1	0	Setting prohibited
	0	0	0	1	1	Setting prohibited
	0	0	1	0	0	Setting prohibited
	0	0	1	0	1	Setting prohibited
	0	0	1	1	0	Setting prohibited
	0	0	1	1	1	Setting prohibited
	0	1	0	0	0	Setting prohibited
	0	1	0	0	1	Setting prohibited
	0	1	0	1	0	Setting prohibited

	RTI	NC [4:0]		Clock per Line
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NC [4:0]		Clock per Line
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks

Restriction SETEXTC turn on to enable this command.

Register Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Otation	Defau	It Value
Status	DIVC [1:0]	RTNC [4:0]
Power ON Sequence	2'b00	5'h1Bh
SW Reset	2'b00	5'h1Bh
HW Reset	2'b00	5'h1Bh



Description

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



8.3.5. Display Inversion Control (B4h)

B4h					INVTR	(Display	Inversio	n Contro	1)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	0	0	B4h
1 st Parameter	1	1	1	XX	0	0	0	0	0	NLA	NLB	NLC	02
2 nd Parameter	1	1	1	XX	0	0			NW	[5:0]			00

Display inversion mode set

NLA: Inversion setting in full colors normal mode (Normal mode on)

NLB: Inversion setting in Idle mode (Idle mode on)

NLC: Inversion setting in full colors partial mode (Partial mode on / Idle mode off)

NLA / NLB / NLC	Inversion
0	Line inversion
1	Frame inversion

NW [5:0]: N-line inversion setting in NLA=0, NLB=0 and NLC=0.

		NW	[5:0]			N-line Inversion
0	0	0	0	0	0	1 lines
0	0	0	0	0	1	2 lines
0	0	0	0	1	0	3 lines
0	0	0	0	1	1	4 lines
0	0	0	1	0	0	5 lines
0	0	0	1	0	1	6 lines
0	0	0	1	1	0	7 lines
0	0	0	1	1	1	8 lines
0	0	1	0	0	0	9 lines
0	0	1	0	0	1	10 lines
0	0	1	0	1	0	11 lines
0	0	1	0	1	1	12 lines
0	0	1	1	0	0	13 lines
0	0	1	1	0	1	14 lines
0	0	1	1	1	0	15 lines
0	0	1	1	1	1	16 lines
0	1	0	0	0	0	17 lines
0	1	0	0	0	1	18 lines
0	1	0	0	1	0	19 lines
0	1	0	0	1	1	20 lines
0	1	0	1	0	0	21 lines
0	1	0	1	0	1	22 lines
0	1	0	1	1	0	23 lines
0	1	0	1	1	1	24 lines
0	1	1	0	0	0	25 lines
0	1	1	0	0	1	26 lines
0	1	1	0	1	0	27 lines
0	1	1	0	1	1	28 lines
0	1	1	1	0	0	29 lines
0	1	1	1	0	1	30 lines
0	1	1	1	1	0	31 lines
0	1	1	1	1	1	32 lines

		NW	[5:0]			N-line Inversion
1	0	0	0	0	0	33 lines
1	0	0	0	0	1	34 lines
1	0	0	0	1	0	35 lines
1	0	0	0	1	1	36 lines
1	0	0	1	0	0	37 lines
1	0	0	1	0	1	38 lines
1	0	0	1	1	0	39 lines
1	0	0	1	1	1	40 lines
1	0	1	0	0	0	41 lines
1	0	1	0	0	1	42 lines
1	0	1	0	1	0	43 lines
1	0	1	0	1	1	44 lines
1	0	1	1	0	0	45 lines
1	0	1	1	0	1	46 lines
1	0	1	1	1	0	47 lines
1	0	1	1	1	1	48 lines
1	1	0	0	0	0	49 lines
1	1	0	0	0	1	50 lines
1	1	0	0	1	0	51 lines
1	1	0	0	1	1	52 lines
1	1	0	1	0	0	53 lines
1	1	0	1	0	1	54 lines
1	1	0	1	1	0	55 lines
1	1	0	1	1	1	56 lines
1	1	1	0	0	0	57 lines
1	1	1	0	0	1	58 lines
1	1	1	0	1	0	59 lines
1	1	1	0	1	1	60 lines
1	1	1	1	0	0	61 lines
1	1	1	1	0	1	62 lines
1	1	1	1	1	0	63 lines
1	1	1	1	1	1	64 lines

Restriction | SETEXTC turn on to enable this command.





	Sta	itus			Availabil
	Normal Mode ON, Idle	Mode (DFF, SI	ep OUT	Yes
Register	Normal Mode ON, Idle	Mode	ON, Sle	ep OUT	Yes
Availability	Partial Mode ON, Idle	Mode C)FF, Sle	ep OUT	Yes
,	Partial Mode ON, Idle	Mode (ON, Sle	ep OUT	Yes
	Slee	ep IN			Yes
			Defa	ault Value	
	Status	NLA	NLB		NW [5:0]
Default	Power ON Sequence	1'b0	1'b1	1'b0	6'h00h
	SW Reset	1'b0	1'b1	1'b0	6'h00h
	H/W Reset	1'b0	1'b1	1'b0	6'h00h





8.3.6. Blanking Porch Control (B5h)

B5h		PRCTR (Blanking Porch)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
1 st Parameter	1	1	1	XX	0				VFP [6:0]				02
2 nd Parameter	1	1	1	XX	0				VBP [6:0]				02
3 rd Parameter	1	1	1	XX	0	0	0			HFP [4:0]			0A
4 th Parameter	1	1	1	XX	0	0	0			HBP [4:0]			14

VFP [6:0] / VBP [6:0]: The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.

VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch		
0000000	Setting inhibited	1000000	64		
0000001	Setting inhibited	1000001	65		
0000010	2	1000010	66		
0000011	3	1000011	67		
0000100	4	1000100	68		
0000101	5	1000101	69		
0000110	6	1000110	70		
0000111	7 100011		71		
0001000	8	1001000	72		
0001001	9	1001001	73		
0001010	10	1001010	74		
0001011	11	1001011	75		
0001100	12	1001100	76		
0001101	13	1001101	77		
:	:	:	:		
:	:	:	:		
0111101	61	1111101	125		
0111110	62	1111110	126		
0111111	63	1111111	127		

Description

Note: VFP + VBP ≤ 254 HSYNC signals

HFP [4:0] / HBP [4:0]: The HFP [4:0] and HBP [4:0] bits specify the line number of horizontal front and back porch period respectively.

HFP [4:0] HBP [4:0]	Number of DOTCLK of the front/back porch	HFP [4:0] HBP [4:0]	Number of DOTCLK of front/back porch
00000	Setting prohibited	10000	16
00001	Setting prohibited	10001	17
00010	2	10010	18
00011	3	10011	19
00100	4	10100	20
00101	5	10101	21
00110	6	10110	22
00111	7	10111	23
01000	8	11000	24
01001	9	11001	25
01010	10	11010	26
01011	11	11011	27
01100	12	11100	28
01101	13	11101	29
01110	14	11110	30
01111	15	11111	31

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





Restriction	SETEXTC turn on to ena	SETEXTC turn on to enable this command.						
Register Availability	Normal Mode ON, Idle Normal Mode ON, Idle Partial Mode ON, Idle Partial Mode ON, Idle Slee	ep OUT	Availability Yes Yes Yes Yes Yes Yes Yes					
Default	Status Power ON Sequence SW Reset HW Reset	VFP [6:0] 7'h02h 7'h02h 7'h02h	7'h02h 7'h02h 7'h02h 7'h02h		:0] HBP [4:0] h 5'h14h h 5'h14h h 5'h14h			





8.3.7. Display Function Control (B6h)

B6h		DISCTRL (Display Function Control)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	1	0	B6h
1 st Parameter	1	1	1	XX	0	0	0	0	PTG	[1:0]	PT	[1:0]	0A
2 nd Parameter	1	1	1	XX	REV	GS	SS	SM		ISC	[3:0]		02
3 rd Parameter	1	1	1	XX	0	0			NL [5:0]			27
4 th Parameter	1	1	1	XX	Х	Х			PCDI'	V[5:0]	•		04

PTG [1:0]: Set the scan mode in non-display area.

PTG1	PTG0	Gate outputs in non-display area	ate outputs in non-display area Source outputs in non-display area				
0	0	Normal scan	Set with the PT [2:0] bits	VCOMH/VCOML			
0	1	Setting prohibited					
1	0	Interval scan	Set with the PT [2:0] bits				
1	1	Setting prohibited					

PT [1:0]: Determine source/VCOM output in a non-display area in the partial display mode.

DT I	14.01	Source output or	non-display area	VCOM output on	non-display area	
PT [[1.0]	Positive polarity Negative polarity		Positive polarity	Negative polarity	
0	0	V63	V0	VCOML	VCOMH	
0	1	V0	V63	VCOML	VCOMH	
1	0	AGND	AGND	AGND	AGND	
1	1	Hi-Z	Hi-Z	AGND	AGND	

SS: This bit controls MPU to memory write/read direction by column address order.

REV: Select whether the liquid crystal type is normally white type or normally black type.

Description

REV	Liquid crystal type
0	Normally black
1	Normally white

ISC [3:0]: Specify the scan cycle interval of gate driver in non-display area when PTG [1:0] ="10" to select interval scan.

Then scan cycle is set as odd number from 0~29 frame periods. The polarity is inverted every scan cycle.

ISC [3:0]	Scan Cycle	$f_{FLM} = 60Hz$
0000	1 frame	17ms
0001	3 frames	51ms
0010	5 frames	85ms
0011	7 frames	119ms
0100	9 frames	153ms
0101	11 frames	187ms
0110	13 frames	221ms
0111	15 frames	255ms
1000	17 frames	289ms
1001	19 frames	323ms
1010	21 frames	357ms
1011	23 frames	391ms
1100	25 frames	425ms
1101	27 frames	459ms
1110	29 frames	493ms
1111	31 frames	527ms







GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.

GS	Gate Output Scan Direction						
0	G1 → G240						
1	G240 → G1						

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.







NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.


		NL [5:0]	LCD Drive Line		
0	0	0	0	0	0	Setting prohibited
0	0	0	0	0	1	16 lines
0	0	0	0	1	0	24 lines
0	0	0	0	1	1	32 lines
0	0	0	1	0	0	40 lines
0	0	0	1	0	1	48 lines
0	0	0	1	1	0	56 lines
0	0	0	1	1	1	64 lines
0	0	1	0	0	0	72 lines
0	1	0	0	1	1	160 lines
0	1	0	1	0	0	168 lines

		NL [5:0]	LCD Driver Line		
0	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines
0	1	1	0	0	1	208 lines
0	1	1	0	1	0	216 lines
0	1	1	0	1	1	224 lines
0	1	1	1	0	0	232 lines
0	1	1	1	0	1	240 lines
		Oth	ers	Setting inhibited		

PCDIVH [3:0]: Number of DOTCLK during internal clock CLKD's high period. In units of 1 clock.

PCDIVL [3:0]: Number of DOTCLK during internal clock CLKD's low period. In units of 1 clock.

PCDIVH and PCDIVL, specifying DOTCLK's division ratio, are determined so that difference between PCLKD's frequency and internal oscillation clock 678KHz is the smallest. Set PCDIVL = PCDIVH or PCDIVL - 1.



External fosc =
$$\frac{\text{DOTCLK}}{2 \times (\frac{\text{PCDIVH}}{\text{PCDIVL}} + 1)}$$

Restriction

SETEXTC turn on to enable this command.





	Sta	Ava	ilability						
	Normal Mode ON, Idle	Normal Mode ON, Idle Mode OFF, Sleep OUT							
Register	Normal Mode ON, Idle	Mode ON, S	Sleep OUT	,	Yes				
Availability	Partial Mode ON, Idle	Mode OFF, S	Sleep OUT	,	Yes				
	Partial Mode ON, Idle	Mode ON, S	leep OUT	,	Yes				
	Slee	ep IN	,	Yes					
	0.1				Default	Value			
	Status	PTG [1:0]	PT [1:0]	REV	Default GS	Value SS	SM	ISC [3:0]	NL [5:0]
Default	Status Power ON Sequence	PTG [1:0] 2'b10	PT [1:0] 2'b10				SM 1'b0	ISC [3:0] 4'b0010	NL [5:0] 6'h27h
Default				REV	GS	SS			






8.3.8. Entry Mode Set (B7h)

B7h	ETMOD (Entry Mode Set)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	1	1	B7h
Parameter	1	1	1	XX	0	0	0	0	DSTB	GON	DTE	GAS	07

DSTB: The IL19342 driver enters the Deep Standby Mode when DSTB is set to high ("1"). In Deep Standby mode, both internal logic power and SRAM power are turn off, the display data stored in the Frame Memory and the instructions are not saved. Rewrite Frame Memory content and instructions after the Deep Standby Mode is exited.

Note: ILI9342 provides two ways to exit the Deep Standby Mode:

- (1) Exit Deep Standby Mode by pull down CSX to low ("0") 6 times.
- (2) Input a RESX pulse with effective low level duration to start up the inside logic regulator and makes a transition to the initial state.



Description

GAS: Low voltage detection control.

GAS	Low voltage detection
0	Enable
1	Disable

GON/DTE: Set the output level of gate driver G1 ~ G240 as follows

GON	DTE	G1~G240 Gate Output
0	0	VGH
0	1	VGH
1	0	VGL
1	1	Normal display

Restriction SETEXTC turn on to enable this command.

Register Availability

Default

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default Value Status DSTB GON DTE GAS Power ON Sequence 1'b0 1'b1 1'b1 1'b1 SW Reset 1'b0 1'b1 1'b1 1'b1 **HW Reset** 1'b1 1'b0 1'b1 1'b1





8.3.9. Oscillator Control (B8h)

	OSCCTR (Oscillator Control)												
B1h					os	CCTR (Os	cillator	Control)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	0	0	B8h
1 st Parameter	1	1											00
	FOSC[3:	0] : Set th	ne oscillatio	n frequen	cy of inter	nal oscilla	tor						
	FOSC	C [3:0]	Frame Ra	ite (Hz)									
	0 0	0 0	43										
	0 0	0 1	47										
	0 0	1 0	51										
	0 0	0 0	55										
	0 1	0 1	61 64										
	0 1	1 0	67										
	0 1	1 1	71										
	1 0	0 0	76										
	1 0	0 1	87										
	1 0	1 0	93										
	1 0	1 1	93										
	1 1	0 0	93										
December	1 1	0 1	93										
Description	1 1	1 0	93 93										
	, .	, , , ,											
	Formula	to calcula	te frame fre	equency:									
		Era	ma Pata	_				fosc					
		rra	me Rate	Clo	cks per l	line x I	Divisio	n ratio	x (Line	s + VB	P + VF	<u>P)</u>	
	Sets the		atio for inter										
			lator freque			ii iiiodo at	•	011400.					
			TNA setting		mato1/20)								
	Division r			,									
			line numb	er									
			ine numbei										
		·	ine number										
Restriction			to enable t		and.								
			Status			Availabil	ity						
Register			I, Idle Mode			Yes							
			N, Idle Mod			Yes							
Availability			l, Idle Mode I, Idle Mode			Yes Yes							
	i aitiai	Wode Of	Sleep IN	oly, ole	ероот	Yes							
			CICCP III			100							
		Status		ault Value									
Default				SC [3:0]									
Delault	1	ON Seque		l'b0111 l'b0111	-								
	1	W Reset W Reset		l'b0111	\dashv								
		vv rvesel		FUUIII									
	<u> </u>												





8.3.10. Set EXTC (B9h)

B9h						SETE	EXTC (Se	t EXTC)								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	1	0	1	1	1	0	0	1	B9h			
1 st Parameter	1	1	1	XX		EXTC1[7:0]										
2 nd Parameter	1	1	↑	XX	EXTC2[7:0] 00											
3 rd Parameter	1	1	1	XX				EXTO	3[7:0]				00			
Description	Turn on the external command if setting EXTC1[7:0] = 0xFF, EXTC2[7:0] = 0x93, and EXTC3[7:0] = 0x42															
Restriction																
Register Availability	Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes															
Default	Status Default Value EXTC1[7:0] EXTC2[7:0] EXTC3[7:0] Power ON Sequence 00h 00h 00h SW Reset 00h 00h 00h HW Reset 00h 00h 00h															



Description

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color

8.3.11. Power Control 1 (C0h)

C0h	PWCTRL 1 (Power Control 1)														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	1	1	0	0	0	0	0	0	C0h		
1 st Parameter	1	1	1	XX	0	0	VRH [5:0] 26								
2 nd Parameter	1	1 1 ↑ XX 0 0 0 0 VC [3:0] 00													

VRH [5:0]: Set the VREG1OUT level, which is a reference level for the VCOM level and the grayscale voltage level.

	VRH [5:0]]		VREG10UT			١	/RH	[5:0]		VREG10UT
0	0	0	0	0	0	Setting prohibited					0	4.45 V		
0	0	0	0	0	1	Setting prohibited		1	0	0	0	0	1	4.50 V
0	0	0	0	1	0	Setting prohibited		1	0	0	0	1	0	4.55 V
0	0	0	0	1	1	3.00 V		1	0	0	0	1	1	4.60 V
0	0	0	1	0	0	3.05 V		1	0	0	1	0	0	4.65 V
0	0	0	1	0	1	3.10 V		1	0	0	1	0	1	4.70 V
0	0	0	1	1	0	3.15 V		1	0	0	1	1	0	4.75 V
0	0	0	1	1	1	3.20 V		1	0	0	1	1	1	4.80 V
0	0	1	0	0	0	3.25 V		1	0	1	0	0	0	4.85 V
0	0	1	0	0	1	3.30 V		1	0	1	0	0	1	4.90 V
0	0	1	0	1	0	3.35 V		1	0	1	0	1	0	4.95 V
0	0	1	0	1	1	3.40 V		1	0	1	0	1	1	5.00 V
0	0	1	1	0	0	3.45 V		1	0	1	1	0	0	5.05 V
0	0	1	1	0	1	3.50 V		1	0	1	1	0	1	5.10 V
0	0	1	1	1	0	3.55 V		1	0	1	1	1	0	5.15 V
0	0	1	1	1	1	3.60 V		1	0	1	1	1	1	5.20 V
0	1	0	0	0	0	3.65 V		1	1	0	0	0	0	5.25 V
0	1	0	0	0	1	3.70 V		1	1	0	0	0	1	5.30 V
0	1	0	0	1	0	3.75 V		1	1	0	0	1	0	5.35 V
0	1	0	0	1	1	3.80 V		1	1	0	0	1	1	5.40 V
0	1	0	1	0	0	3.85 V		1	1	0	1	0	0	5.45 V
0	1	0	1	0	1	3.90 V		1	1	0	1	0	1	5.50 V
0	1	0	1	1	0	3.95 V		1	1	0	1	1	0	5.55 V
0	1	0	1	1	1	4.00 V		1	1	0	1	1	1	5.60 V
0	1	1	0	0	0	4.05 V		1	1	1	0	0	0	5.65 V
0	1	1	0	0	1	4.10 V		1	1	1	0	0	1	5.70 V
0	1	1	0	1	0	4.15 V		1	1	1	0	1	0	5.75 V
0	1	1	0	1	1	4.20 V		1 1 1		0	1	1	5.80 V	
0	1	1	1	0	0	4.25 V		1 1 1 1		1	0	0	5.85 V	
0	1	1	1	0	1	4.30 V		1 1 1 1		0	1	5.90 V		
0	1	1	1	1	0	4.35 V				1	0	5.95 V		
0	1	1	1	1	1	4.40 V		1	1	1	1	1	1	6.00 V

Note1: Make sure that VC and VRH setting restriction: VREG10UT \leq (DDVDH - 0.5) V.

VC [3:0]: Sets VCI1 internal reference regulator voltage.

	VC [3:0]		VCI1 Voltage
0	0	0	0	2.30V
0	0	0	1	2.35V
0	0	1	0	2.40V
0	0	1	1	2.45V
0	1	0	0	2.50V
0	1	0	1	2.55V
0	1	1	0	2.60V
0	1	1	1	2.65V
1	0	0	0	2.70V
1	0	0	1	2.75V
1	0	1	0	2.80V
1	0	1	1	2.85V
1	1	0	0	2.90V
1	1	0	1	2.95V
1	1	1	0	3.00V
1	1	1	1	External VCI

Note: Do not set any higher VCI1 level than VCI - 0.2V.





Restriction	SETEXTC turn on to enable this command.										
	Sta	Availability									
	Normal Mode ON, Idle	Yes									
Register	Normal Mode ON, Idle	ormal Mode ON, Idle Mode ON, Sleep OUT									
Availability	Partial Mode ON, Idle	Sleep OUT	Yes								
	Partial Mode ON, Idle	Mode ON, S	Sleep OUT	Yes							
	Slee	ep IN		Yes							
		Defaul	t Value								
	Status	VC [3:0]	VRH [5:0]								
Default	Power ON Sequence	4'b0000	6'h26h								
	SW Reset	4'b0000	6'h26h								
	HW Reset	4'b0000	6'h26h								
			·								





8.3.12. Power Control 2 (C1h)

C1h	PWCTRL 2 (Power Control 2)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	0	0	0	0	0	1	C1h	
Parameter	1	1 1 1 XX 0 SAP [2:0] BT [3:0] 10												

BT [3:0]: Sets the factor used in the step-up circuits.

Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.

	BT	[3:0]		DDVDH	VGH	VGL
0	0	0	0			-VCI1 x 5
0	0	0	1		VCI1 x 6	-VCI1 x 4
0	0	1	0			-VCI1 x 3
0	0	1	1	V(C)4 +: 0		-VCI1 x 5
0	1	0	0	VCI1 x 2	VCI1 x 5	-VCI1 x 4
0	1	0	1			-VCI1 x 3
0	1	1	0		\/OI4 4	-VCI1 x 4
0	1	1	1		VCI1 x 4	-VCI1 x 3
1	0	0	0			-VCI1 x 7
1	0	0	1		VCI1 x 9	-VCI1 x 6
1	0	1	0			-VCI1 x 4
1	0	1	1	\/OI4 · · 0		-VCI1 x 7
1	1	0	0	VCI1 x 3	VCI1 x 7	-VCI1 x 6
1	1	0	1			-VCI1 x 4
1	1	1	0		V(C)4 ++ C	-VCI1 x 6
1	1	1	1		VCI1 x 6	-VCI1 x 4

Description

Note1: Make sure that DDVDH setting restriction: DDVDH \leq 6.0 V.

2: Make sure that VGH and VGL setting restriction: VGH -VGL ≤ 32 V.

SAP[2:0]: Adjusts the constant current in the operational amplifier circuit in the LCD power supply circuit. The larger constant current enhances the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off into account between the display quality and the current consumption. In no-display period, set SAP[2:0] = "000" to halt the operational amplifier circuits and the step-up circuits to reduce current consumption.

SAP[2:0]	Gamma driver amplifiers	Source driver amplifiers
000	Halt	Halt
001	1.00	1.00
010	1.00	0.75
011	1.00	0.50
100	0.75	1.00
101	0.75	0.75
110	0.75	0.50
111	0.50	0.50

Restriction

SETEXTC turn on to enable this command.

Register
Availability

Status	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes





Default

Otation	Default Value						
Status	BT [3:0]	SAP [2:0]					
Power ON Sequence	4'b0000	3'b001					
SW Reset	4'b0000	3'b001					
HW Reset	4'b0000	3'b001					





8.3.13. Power Control 3 (For Normal Mode) (C2h)

C2h					PW	CTF	RL 3 (Pow	er Co	ontrol 3)					
	D/CX	RDX	WRX	D17-8	D7	ı	D6)5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1		1	(0	0	0	0	1	0	C2h
Parameter	1	1	↑	XX	х			DCA	1 [2:0)]	Х	I	DCA0 [2:0)]	C2
Description	frequency Adjust the DCA1 [2	y enhance: e frequenc :0]: Select y enhance: e frequenc 2:0] Step 0	s the driva y taking the s the oper s the driva	bility of the trade-of ating frequency bility of the trade-of for step-uline Frequency	ne step-up f between uency of ne step-up f between p circuit 1 uency	the the the the	displastep-lauting	nd the ay quu up ci	e quand a lity reuit e quand a lity	ality of dis and the constant of dis ality of dis and the constant of the cons	play but urrent con Normal nuplay but urrent con cycle for 32 x H Li	increases nsumption node. The increases nsumption	s the curre in into acco e higher s s the curre in into acco circuit 2/3/4 ency	ent consu ount. tep-up of ent consu ount.	imption.
	0 1 0 1 1 0 1 0 1 1 1 1	0 1 0 1 0 1 1 0 1 1	1/8 x H L 1/4 x H L 2 x H Lir 1 x H Lir 1 x H Lir	ine Frequine Frequene Frequene Frequene Frequene Freque	ency ency ncy ncy ncy		0 0 1 1 1	1 1 0 0 1 1 1	0 1 0 1	1 1	/8 x H Lir /4 x H Lir 2 x H Line 1 x H Line 1 x H Line	ne Freque ne Freque e Frequer e Frequer e Frequer e Frequer	ency ency ncy ncy ncy		
Restriction	SETEXT	C turn on to	o enable th	nis comma	and.										
	_		Status			Av	ailabi	lity							
Danistar	Normal	Mode ON,	Idle Mode	OFF, Sle	ep OUT		Yes								
Register		Mode ON		· ·			Yes								
Availability		Mode ON,		· ·			Yes								
	Partial	Mode ON,		ON, Slee	ep OUT		Yes								
			Sleep IN				Yes								
		Status	DO:	Default		01									
Default	D.	0110		NO [2:0]	DCA1 [2:	UJ									
Deiault		ON Seque		b010	3'b001	-									
		W Reset		b010	3'b001										
	<u>[H'</u>	W Reset	3′	b010	3'b001										





8.3.14. Power Control 4 (For Idle Mode) (C3h)

C3h					PW	VCTR	L 4 (Pow	er C	ontrol 4)					
	D/CX	RDX	WRX	D17-8	D7		D6	Г)5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1		1		0	0	0	0	1	1	C3h
Parameter	1	1	1	XX	Х			OCB	1 [2:0	0]	Х		DCB0 [2:0)]	C2
Description	enhand frequer DCB1 frequer	ces the concy taking [2:0]: Something enhances	drivability g the trace selects the	operating freq of the step-up le-off between e operating fre drivability of t	circuit and the displace equency of the step-up	d the y qua of the o circ	qual ality a step uit ar	ity of ind the o-up ind the	f disp ne cu circu e qu	olay but in irrent cons iit 2/3/4 fo ality of dis	creases sumption or Idle mapped but	the current into accoode. The increases	nt consumunt. higher so the curre	nption. Ad tep-up op ent consu	ljust the
	DCBO	0 [2:0]	Sten-un	cycle for step-ı	ın circuit 1		DC	B1 [2	2·N1	Sten-un	cycle for	sten-un d	circuit 2/3/	4	
		0 0		x H Line Freq		1	0	0	0			ne Frequ		7	
		0 1		x H Line Freq			0	0	1			ne Frequ			
		1 0		x H Line Frequ			0	1	0			ne Freque			
	0	1 1	1/4	x H Line Frequ	iency		0	1	1	1	/4 x H Lir	ne Freque	ency		
	1 (0 0	2 x	H Line Freque	ency		1	0	0	:	2 x H Lin	e Frequer	псу		
	I) 1		H Line Freque			1	0	1			e Frequer			
		1 0		H Line Freque			1	1	0			e Frequer			
	1 1	1 1	1 x	H Line Freque	ency		1	1	1		1 x H Lin	e Frequer	псу		
Restriction	SETEX	(TC turn	on to ena	able this comm	and.										
			Sto	tus		۸۷	ailahi	lity.							
	Norm	al Mode		Mode OFF, SI	eep OUT	Ave	<u>ailabi</u> Yes	iity							
Register				Mode ON, Sle			Yes								
Availability	Parti	al Mode	ON, Idle	Mode OFF, Sle	ep OUT		Yes								
	Parti	al Mode	ON, Idle	Mode ON, Sle	ep OUT		Yes								
			Slee	p IN			Yes								
Default		Status er ON Se SW Res	equence	Default DCB0 [2:0] 3'b010 3'b010	3'b001 3'b001										
		H/W Res	set	3'b010	3'b001										





8.3.15. Power Control 5 (For Partial Mode) (C4h)

D/CX RDX W Command 0 1 Parameter 1 1	/RX D17-8	D.7	1								
Command 0 1		D7	D6		05	D4	D3	D2	D1	D0	HEX
	↑ XX	1	1		0	0	0	1	0	0	C4h
T didiliotoi T	↑ XX	X		-	1 [2:0		X		DCC0 [2:0		C2
frequency enhance Adjust the frequency DCC1 [2:0]: Select frequency enhance Adjust the frequency Adjust the frequency	es the drivability of the creating the trade-order than the drivability of the creating the trade-order than the drivability of the creating that the drivability of the creating that the creat	me step-up ff between quency of the step-up ff between up circuit 1 uency uency uency uency ency ency ency ency	the displete the step-	nd th ay qu -up c nd th	e qua nality a ircuit e qua nality a	ality of diseand the control of the	splay but urrent cor Partial m splay but urrent cor	increases insumption node. The increases insumptior step-up o ne Freque ne Freque e Freque e Freque e Freque e Freque	s the current into according to the	ent consu ount. tep-up op ent consu	mption.
Restriction SETEXTC turn on	to enable this comm	and.									
	_	_									
	Status		Availabi	lity							
Dogistor	I, Idle Mode OFF, Sle		Yes								
Normal Mode ON	N, Idle Mode ON, Sle		Yes								
, , , , , , , , , , , , , , , , , , ,	, Idle Mode OFF, Sle		Yes								
Partial Mode ON	I, Idle Mode ON, Sle	ep OUT	Yes								
	Sleep IN		Yes								
Status Default Power ON Seque		DCC1 [2:									
SW Reset	3'b010	3'b001									
HW Reset	3'b010	3'b001									



8.3.16. VCOM Control 1(C5h)

8.3.16. V	COM (Contro	ol 1(C5h	າ)													
C5h					VI	ICTRL1	VC	ОМ С	OM Control 1)								
	D/CX	RDX	WRX	D17-8	D7	D6	T	D5	D4	D3	D:	2	D1	D0	HEX		
Command	0	1	1	XX	1	1		0	0	0	1		0	1	C5h		
1 st Parameter	1	1	1	XX	0					VMH [6:0]					31		
2 nd Parameter	1	1	1	XX	0					VML [6:0]					3C		
	VMH [6:0)] : Set th	e VCOMH	voltage.													
	VMH [6	:0] VC	OMH(V)	VMH [6:0	1 VC	OMH(V)		VMH	[6:0]	VCOMH(V	")	VI	MH [6:0]	VCOME	H(V)		
	000000	00 2	2.700	0100000) ;	3.500]		0000	4.300			100000	5.10) (
	000000		2.725	0100001		3.525	-	1000		4.325	4		100001	5.12			
	00000		2.750 2.775	0100010		3.550 3.575	-	1000	0010	4.350 4.375	_		100010 100011	5.150 5.179			
	00001		2.800	010001		3.600	1		0100	4.400	7		100110	5.20			
	000010	01 2	2.825	0100101	;	3.625]	1000	0101	4.425		1	100101	5.22	5		
	000011		2.850	0100110		3.650	1		0110	4.450	_		100110	5.250			
	000017		2.875	0100111		3.675 3.700	1	1000	0111 1000	4.475 4.500	-		100111 101000	5.275 5.300			
	000100		2.925	0101000		3.725	1	100		4.525	-		101000	5.32			
	00010		2.950	0101010		3.750]		1010	4.550			101010	5.350			
	00010		2.975	0101011		3.775	1	100		4.575	_		101011	5.37			
	000110		3.000 3.025	0101100		3.800 3.825	-	100	1100	4.600 4.625	\dashv		101100 101101	5.400 5.429			
	00011		3.050	010110		3.850	1		1110	4.650	\dashv		101110	5.45			
	00011		3.075	0101111		3.875	Ī	100		4.675			101111	5.47			
	001000		3.100	0110000		3.900	Ī		0000	4.700			110000	5.500			
	001000		3.125	0110001		3.925	4	1010		4.725	4		110001	5.52			
	00100°		3.150 3.175	0110010		3.950 3.975	1	1010	0010 0011	4.750 4.775	\dashv		110010 110011	5.550 5.579			
	00101		3.200	0110100		4.000	i		0100	4.800	7		110100	5.600			
	001010		3.225	0110101	4	4.025		1010	0101	4.825		1	110101	5.62	5		
	00101		3.250	0110110		4.050	4		0110	4.850	4		110110	5.650			
	00101		3.275 3.300	0110111		4.075 4.100	1	1010)111 1000	4.875 4.900	\dashv		110111 111000	5.67 5.70			
	001100		3.325	0111001		4.125	i		1001	4.925			111001	5.72			
Description	00110		3.350	0111010		4.150		101	1010	4.950			111010	5.750			
	00110		3.375	0111011		4.175	4	101		4.975	4		111011	5.77			
	001110		3.400 3.425	0111100		4.200 4.225	1	101	1100 1101	5.000 5.025	\dashv		111100 111101	5.800 5.829			
	00111		3.450	0111110	_	4.250	1		1110	5.050	7		111110	5.850			
	00111		3.475	0111111		4.275		101	1111	5.075		1	111111	5.87			
	VML [6	:0] VCC	e VCOML v	VML [6:0]		DML(V)		VML [6		VCOML(V)				VCOML(V)		
I	000000		.500 .475	0100000		.700 .675	ŀ	10000		-0.900 -0.875	{	_	0000 0001	-0.100 -0.075	-		
	000000		.450	0100001	_	.650	ŀ	10000		-0.850	-		0010	-0.050	_		
	000001	11 -2	.425	0100011	-1	.625	Į	10000)11	-0.825	[110	0011	-0.025			
	000010		.400	0100100	_	.600	-	10001		-0.800			0100	0	4		
	000010		.375	0100101	_	.575 .550	-	10001		-0.775 -0.750	{		0101 0110	Reserved Reserved			
	000011		.325	0100111	_	.525	f	10001		-0.725	-		0111	Reserved			
	000100	00 -2	.300	0101000	-1	.500		10010	000	-0.700		110	1000	Reserved			
	000100		.275	0101001	_	.475	F	10010		-0.675	ļ		1001	Reserved			
	000101		.250	0101010	_	.450 .425	-	10010		-0.650 -0.625	-		1010 1011	Reserved Reserved	_		
	00010		.225	0101011	_	.425	}	10010		-0.625			1100	Reserved	_		
	000110		.175	0101101		.375	f	10011		-0.575	j		1101	Reserved			
	000111	10 -2	.150	0101110	_	.350		10011		-0.550			1110	Reserved			
	000111		.125	0101111	_	.325	ŀ	10011		-0.525			1111	Reserved			
	001000		.100	0110000		.300 .275	}	10100		-0.500 -0.475	{		0000 0001	Reserved	_		
	001000		.050	0110001	_	.250	ŀ	10100		-0.473	-			Reserved			
	001001		.025	0110011		.225		10100		-0.425			0011	Reserved	_		
										· · · · · · · · · · · · · · · · · · ·							





	T - T				_						_
	0010100 -2.000	0110100	-1.2	:00		1010100	-0	400	1110100	Reserved	
	0010101 -1.975	0110101	-1.1	75		1010101	-0	375	1110101	Reserved	
	0010110 -1.950	0110110	-1.1	50		1010110	-0	350	1110110	Reserved	
	0010111 -1.925	0110111	-1.1	25		1010111	-0	325	1110111	Reserved	
	0011000 -1.900	0111000	-1.1	00		1011000	-0	300	1111000	Reserved	
	0011001 -1.875	0111001	-1.0	75		1011001	-0	275	1111001	Reserved	
	0011010 -1.850	0111010	-1.0	50		1011010	-0	250	1111010	Reserved	
	0011011 -1.825	0111011	-1.0	25		1011011	-0	225	1111011	Reserved	
	0011100 -1.800	0111100	-1.0	00		1011100	-0	200	1111100	Reserved	
	0011101 -1.775	0111101	-0.9	75		1011101	-0	175	1111101	Reserved	
	0011110 -1.750	0111110	-0.9	50		1011110	-0	150	1111110	Reserved	
	0011111 -1.725	0111111	-0.9	25		1011111	-0	125	1111111	Reserved	
Destriction	OFTENTO town on to one	della Alaka a a conservation di									
Restriction	SETEXTC turn on to ena	ible this command	-								
	Sta	tus		Availab	ility	/					
	Normal Mode ON, Idle	Mode OFF, Sleep	OUT	Yes							
Register	Normal Mode ON, Idle	Mode ON, Sleep	TUC	Yes							
Availability	Partial Mode ON, Idle			Yes							
Availability	Partial Mode ON, Idle			Yes							
	Slee	р ім		Yes							
		Default V	alue								
	Status		VML [6:	01							
Default	Power ON Sequence	7'h31	7'h3C	-							
Doladie	SW Reset	7 h31	7'h3C								
	HW Rest	7'h31	7'h3C								





8.3.17. VCOM Control 2(C7h)

C7h					VM	CTRL1 (\	COM Co	ontrol 1)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	0	1	1	1	C7h
Parameter	1	1	1	XX	nVM				VMF [6:0				C0

nVM: nVM equals to "0" after power on reset and VCOM offset equals to program MTP value. When nVM set to "1", setting of VMF [6:0] becomes valid and VCOMH/VCOML can be adjusted.

VMF [6:0]: Set the VCOM offset voltage.

	VMF[6:0]	VCOMH	VCOML	1	VMF[6:0]	VCOMH	VCOML
	0000000	VMH	VML		1000000	VMH	VML
	0000001	VMH – 63	VML - 63		1000001	VMH + 1	VML + 1
	0000010	VMH – 62	VML – 62		1000010	VMH + 2	VML + 2
	0000011	VMH – 61	VML – 61		1000011	VMH + 3	VML + 3
	0000100	VMH – 60	VML - 60		1000100	VMH + 4	VML + 4
	0000101	VMH – 58	VML – 58		1000101	VMH + 5	VML + 5
	0000110	VMH – 58	VML – 58		1000110	VMH + 6	VML + 6
	0000111	VMH – 57	VML – 57		1000111	VMH + 7	VML + 7
	0001000	VMH – 56	VML - 56		1001000	VMH + 8	VML + 8
	0001001	VMH – 55	VML – 55		1001001	VMH + 9	VML + 9
	0001010	VMH – 54	VML – 54		1001010	VMH + 10	VML + 10
	0001011	VMH - 53	VML – 53		1001011	VMH + 11	VML + 11
	0001100	VMH – 52	VML – 52		1001100	VMH + 12	VML + 12
	0001101	VMH – 51	VML -51		1001101	VMH + 13	VML + 13
	0001110	VMH – 50	VML – 50		1001110	VMH + 14	VML + 14
	0001111	VMH – 49	VML – 49		1001111	VMH + 15	VML + 15
	0010000	VMH – 48	VML – 48		1010000	VMH + 16	VML + 16
	0010001	VMH – 47	VML – 47		1010001	VMH + 17	VML + 17
	0010010	VMH – 46	VML – 46		1010010	VMH + 18	VML + 18
	0010011	VMH – 45	VML – 45		1010011	VMH + 19	VML + 19
	0010100	VMH – 44	VML – 44		1010100	VMH + 20	VML + 20
Description	0010101	VMH – 43	VML – 43		1010101	VMH + 21	VML + 21
Description	0010110	VMH – 42	VML – 42		1010110	VMH + 22	VML + 22
	0010111	VMH – 41	VML – 41		1010111	VMH + 23	VML + 23
	0011000	VMH – 40	VML – 40		1011000	VMH + 24	VML + 24
	0011001	VMH – 39	VML – 39		1011001	VMH + 25	VML + 25
	0011010	VMH – 38	VML – 38		1011010	VMH + 26	VML + 26
	0011011	VMH – 37	VML – 37		1011011	VMH + 27	VML + 27
	0011100	VMH – 36	VML – 36		1011100	VMH + 28	VML + 28
	0011101	VMH – 35	VML – 35		1011101	VMH + 29	VML + 29
	0011110	VMH – 34	VML – 34		10111110	VMH + 30	VML + 30
	0011111	VMH – 33	VML – 33		1011111	VMH + 31	VML + 31
	0100000	VMH – 32	VML – 32		1100000	VMH + 32	VML + 32
	0100001	VMH – 31	VML – 31		1100001	VMH + 33	VML + 33
	0100010	VMH – 30	VML – 30		1100010	VMH + 34	VML + 34
	0100011	VMH – 29	VML – 29		1100011	VMH + 35	VML + 35
	0100100	VMH – 28	VML – 28		1100100	VMH + 36	VML + 36
	0100101	VMH – 27	VML – 27		1100101	VMH + 37	VML + 37
	0100110	VMH – 26 VMH – 25	VML – 26 VML – 25		1100110	VMH + 38	VML + 38 VML + 39
	0100111	VMH – 24	VML – 24		1100111 1101000	VMH + 39 VMH + 40	VML + 40
	0101000	VMH – 23	VML – 24		1101000	VMH + 41	VML + 41
	0101001	VMH – 23	VML – 23		1101001	VMH + 42	VML + 41
	0101010	VMH – 21	VML – 22		1101010	VMH + 43	VML + 42
	0101011	VMH – 21	VML – 21	1	1101011	VMH + 44	VML + 44
	0101100	VMH – 20	VML – 20	1	1101100	VMH + 45	VML + 45
		V 1V11 1 — 1 9		1	11011101		
			\/M _ 1₽			\/\\/ H + //6	
	0101110	VMH – 18	VML – 18			VMH + 46 VMH + 47	VML + 46
	0101110 0101111	VMH – 18 VMH – 17	VML – 17		1101111	VMH + 47	VML + 47
	0101110 0101111 0110000	VMH – 18 VMH – 17 VMH – 16	VML – 17 VML – 16		1101111 1110000	VMH + 47 VMH + 48	VML + 47 VML + 48
	0101110 0101111	VMH – 18 VMH – 17	VML – 17		1101111	VMH + 47	VML + 47





	0110100 VMH – 12	VML – 12	11101	100 VMH + 52	VML + 52	
	0110101 VMH – 11	VML – 11	11101	I01 VMH + 53	VML + 53	
	0110110 VMH – 10	VML - 10	11101	I10 VMH + 54	VML + 54	
	0110111 VMH – 9	VML – 9	11101	I11 VMH + 55	VML + 55	
	0111000 VMH – 8	VML – 8	11110	000 VMH + 56	VML + 56	
	0111001 VMH – 7	VML – 7	11110	001 VMH + 57	VML + 57	
	0111010 VMH – 6	VML – 6	11110)10 VMH + 58	VML + 58	
	0111011 VMH – 5	VML – 5	11110)11 VMH + 59	VML + 59	
	0111100 VMH – 4	VML – 4	11111	100 VMH + 60	VML + 60	
	0111101 VMH – 3	VML – 3	11111	101 VMH + 61	VML + 61	
	0111110 VMH – 2	VML – 2	11111	I10 VMH + 62	VML + 62	
	0111111 VMH – 1	VML – 1	11111	I11 VMH + 63	VML + 63	
Restriction	SETEXTC turn on to en	able this comm	and.			
		atus		Availability		
Desistes	Normal Mode ON, Idle	Mode OFF, Sle	eep OUT	Yes		
Register	Normal Mode ON, Idle	Mode ON, Sle	ep OUT	Yes		
Availability	Partial Mode ON, Idle	Mode OFF, Sle	ep OUT	Yes		
	Partial Mode ON, Idle	Mode ON Sle	en OUT	Yes		
		ep IN	ор о о .	Yes		
	Sie	эр нч		162		
		Def	ault Value			
	Status			- ro.o1		
56.0		nVM		- [6:0]		
	Power ON Sequence	1'b1	7't	140h		
Default	1 ower off ocquerioc					
Delault	SW Reset	1'b1	7'h	140h		
Delauli		1'b1 1'b1		n40h n40h		





8.3.18. NV Memory Write (D0h)

D0h					NV	MWR (N	/ Memor	y Write)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	0	0	0	0	D0h
1 st Parameter	1	1	1	XX	0	0	0	0	0	PG	M_ADR [2:0]	00
2 nd Parameter	1	1	1	XX				PGM_D	ATA [7:0]				XX
	[7:0] will	programme	ed to NV n	gram the N' nemory. bits of ID1,		-				ion, the in	formation	of PGM_	_DATA
	PGM A	DR [2:0]	Program	med NV M	emory Se	election							
Description		0 0		ID1 progra									
·	0	0 1		ID2 progra									
	0	1 0		ID3 progra									
	1	0 0	VM	1F [6:0] pro		g							
	Ot	Others Reserved											
Restriction	_			ammed dat									
			Status			Availabi	itv						
	Normal	Mode ON.		OFF, Slee	TUO as	Yes	,						
Register				e ON, Slee		Yes							
Availability				OFF, Slee		Yes							
7 (1 aa.)				ON, Slee		Yes							
			Sleep IN			Yes							
		Status		De	fault Valu	е							
		Glatus	PGI	M_ADR [2:	0] PGN	/_DATA [7	7:0]						
Default	Power	ON Seque	nce	3'b000	N	ITP value							
	S	W Reset		3'b000	N	ITP value							
	H	W Reset		3'b000	N	ITP value							





8.3.19. NV Memory Protection Key (D1h)

D1h					NVMPK	EY (NV M	lemory P	rotection	Key)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	0	0	0	1	D1h
1 st Parameter	1	1	1	XX				KEY [23:16]				55h
2 nd Parameter	1	1	1	XX				KEY	[15:8]				AAh
3 rd Parameter	1	1	1	XX				KEY	[7:0]				66h
Description	_	66h to ena	, ,	gramming	•	•	Ū		•	ŭ			ning will
Restriction	SETEXT	C turn on	to enable	this comm	and.								
			Status			Availab							
Register	1			le OFF, Sl		Yes							
ū			,	de ON, Sle	•	Yes							
Availability				e OFF, Sle		Yes							
	Partia	l Mode ON		<u>le ON, Sle</u>	ep OUT	Yes							
			Sleep IN			Yes							
Default	S	Status ON Seque W Reset W Reset	KE	Default V EY [23:0]=5 EY [23:0]=5 EY [23:0]=5	55AA66h 55AA66h								



Default

Power ON Sequence

SW Reset

HW Reset

Χ

Χ

Χ

Χ

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



					RDNV	M (NV Me	mory Sta	tus Read	l)				
	D/CX	RDX	WRX	D17	'-8 D7	D6	D5	D4	D3	D2	D1	D0	HE
Command	0	1	1	XX		1	0	1	0	0	1	0	D2l
1 st Parameter	1	1	1	XX		Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	1	1	XX	(0	ID	2_CNT [2	::0]	0	ID	1_CNT [2	2:0]	XX
3 rd Parameter	1	1	1	XX	BUSY	VIV	F_CNT [2	2:0]	0	ID	3_CNT [2	2:0]	XX
Description	automatic ID1_C ID3_C 0 0 1 BUSY: T	cally after w NT [2:0] / II NT [2:0] / N Statu 0 0 1 1 he status b	riting the D2_CNT [VMF_CNT s	PGM_I 2:0] [2:0] 0 1 1 1 1 emory	DATA [7:0] to Descri Availa No Progr Programme Programme Programme	ption bility ammed ed 1 time ed 2 times ed 3 times		V memor	y progran	n record. T	Γhe bits w	vill increas	se "+11
	1		Idle Busy										
Restriction	1	C turn on to	Busy	nis com	nmand.								
Restriction Register Availability	SETEXTO Normal Normal Partial	Mode ON, Mode ON, Mode ON, Mode ON,	Status Idle Mode Idle Mode	OFF, S	Sleep OUT Sleep OUT	Availabili Yes Yes Yes Yes	ty						
Register	SETEXTO Normal Normal Partial Partial	Mode ON, Mode ON, Mode ON, Mode ON,	Status Idle Mode Idle Mode Idle Mode Idle Mode Idle Mode	OFF, S	Sleep OUT Sleep OUT Sleep OUT	Yes Yes Yes							

Χ

Χ

Χ

Χ

Χ

Χ

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





8.3.21. Read ID4 (D3h)

D3h						RDID4	(Read ID	04)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	, D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	1	0	0	1	1	D3h
1 st Parameter	1		1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	<u> </u>	1	XX	0	0	0	0	0	0	0	0	00h
3 rd Parameter	1	<u> </u>	1	XX	1	0	0	1	0	0	1	1	93h
4 th Parameter	1	↑	1	XX	0	1	0	0	0	0	1	0	42h
Description	The 1 st p	arameter r	s dummy r	ead period. IC version. an the IC m		ne.							
Restriction	SETEXT	C turn on t	o enable tl	nis commai	nd.								
Register Availability	Norma Partial	l Mode ON Mode ON,	, Idle Mod Idle Mode	e OFF, Slee e ON, Slee OFF, Slee e ON, Slee	p OUT p OUT	Availabi Yes Yes Yes Yes	lity						
Default	Power S	Status ON Sequel W Reset W Reset	nce 24'h	ault Value n009342h n009342h n009342h									





8.3.22. Positive Gamma Correction (E0h)

E0h					PGAMO	CTRL (Po	sitive Ga	mma Con	itrol)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	0	0	E0h
1 st Parameter	1	1	1	XX	0	0	0		,	VP0 [4:0]			00
2 nd Parameter	1	1	↑	XX	0	0			VP1	[5:0]			0E
3 rd Parameter	1	1	1	XX	0	0			VP2	[5:0]			13
4 th Parameter	1	1	1	Х	0	0	0	0		VP4	[3:0]		04
5 th Parameter	1	1	1	XX	0	0	0		,	VP6 [4:0]			1C
6 th Parameter	1	1	1	XX	0	0	0	0		VP13	[3:0]		03
7 th Parameter	1	1	1	XX	0			\	/P20 [6:0]				3D
8 th Parameter	1	1	1	XX		VP36	[3:0]			VP27	[3:0]		74
9 th Parameter	1	1	1	XX	0			\	/P43 [6:0]				49
10 th Parameter	1	1	1	XX	0	0	0	0		VP50	[3:0]		03
11 th Parameter	1	1	1	XX	0	0	0		١	/P57 [4:0]			0C
12 th Parameter	1	1	1	XX	0	0	0	0		VP59	[3:0]		05
13 th Parameter	1	1	1	XX	0	0			VP61	[5:0]			1B
14 th Parameter	1	1	1	XX	0	0			VP62	[5:0]			22
15 th Parameter	1	1	1	XX	0	0	0		V	'P63 [4:0]			0F
Description	Set the (gray scale	voltage to	adjust the	e gamma o	character	stics of th	e TFT par	nel.				
Restriction	SETEXT	C turn on	to enable	this comm	nand.								
			<u> </u>										
			Status			Availal							
Register				de OFF, S		Yes							
				de ON, SI		Yes							
Availability				de OFF, SI	•	Yes							
	Partia	I Mode Of		de ON, Sle	eep OUT	Yes							
			Sleep II	N		Yes	3						
Default													





8.3.23. Negative Gamma Correction (E1h)

E1h					NGAMCT	RL (Nega	ative Gam	nma Corre	ection)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	0	1	E1h
1 st Parameter	1	1	1	XX	0	0	0			VN0 [4:0]			00
2 nd Parameter	1	1	1	XX	0	0			VN1	[5:0]			23
3 rd Parameter	1	1	1	XX	0	0			VN2	[5:0]			26
4 th Parameter	1	1	1	XX	0	0	0	0		VN4	[3:0]		05
5 th Parameter	1	1	1	XX	0	0	0			VN6 [4:0]			10
6 th Parameter	1	1	1	XX	0	0	0	0		VN13	[3:0]		04
7 th Parameter	1	1	1	XX	0			\	/N20 [6:0]				39
8 th Parameter	1	1	1	XX		VN36	[3:0]			VN27	[3:0]		24
9 th Parameter	1	1	1	XX	0			١	/N43 [6:0]				4B
10 th Parameter	1	1	1	XX	0	0	0	0		VN50	[3:0]		03
11 th Parameter	1	1	1	XX	0	0	0		١	/N57 [4:0]			0B
12 th Parameter	1	1	1	XX	0	0	0	0		VN59	[3:0]		0B
13 th Parameter	1	1	1	XX	0	0			VN61	[5:0]			33
14 th Parameter	1	1	1	XX	0	0			VN62	[5:0]			37
15 th Parameter	1	1	1	XX	0	0	0		V	/N63 [4:0]			0F
Description	Set the	gray scale	voltage to	adjust the	e gamma o	character	istics of th	e TFT par	nel.				
Restriction	SETEXT	C turn on	to enable	this comm	nand.								
			Status			Availal	oility						
	Norma	I Mode OI	N, Idle Mo	de OFF, S	eep OUT	Yes	3						
Register	Norma	al Mode O	N, Idle Mo	de ON, SI	eep OUT	Yes	3						
Availability	Partial	Mode ON	I, Idle Mod	le OFF, SI	eep OUT	Yes	3						
	Partia	I Mode Of	N, Idle Mo	de ON, Sle	ep OUT	Yes	3						
			Sleep IN	١		Yes	3						
Default													





8.3.24. Digital Gamma Control 1 (E2h)

E2h	DGAMCTRL (Digital Gamma C							ıma Cont	rol 1)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	1	0	E2h
1 st Parameter	1	1	1	XX		RCA	0 [3:0]			BCA	0 [3:0]		XX
:	1	1	1	XX		RCA	x [3:0]			BCA	x [3:0]		XX
16 th Parameter	1	1	1	XX		RCA1	5 [3:0]			BCA ²	15 [3:0]		XX
Description		3:0]: Gamn 3:0]: Gamn											
Restriction	SETEXT	C turn on t	to enable	this comm	nand.								
Register Availability	Norma Partial	I Mode ON al Mode ON Mode ON I Mode ON	N, Idle Mo	de ON, Slo de OFF, Slo de ON, Slo	eep OUT	Ye	s s s						
Default	S	Status ON Seque		Default CAx [3:0] TBD TBD	t Value BCAx [3 TBD TBD								





8.3.25. Digital Gamma Control 2(E3h)

E3h	DGAMCTRL (Digital Gamma Co							ıma Cont	rol 2)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	1	1	E3h
1 st Parameter	1	1	1	XX		RFA	0 [3:0]			BFA	0 [3:0]		XX
:	1	1	↑	XX		RFA:	x [3:0]			BFA	x [3:0]		XX
64 rd Parameter	1	1	1	XX		RFA6	3 [3:0]			BFA6	3 [3:0]		XX
Description		:0]: Gamn :0]: Gamn											
Restriction	SETEXT	TEXTC turn on to enable this command.											
Register Availability	Norma Partial	I Mode ON al Mode ON Mode ON I Mode ON	N, Idle Mo	de OFF, S ode ON, SI de OFF, SI de ON, SI	eep OUT eep OUT	Ye	\$ \$ \$ \$						
				Defect	h								
		Status	R	Detaur FAx [3:0]	t Value BFAx [3:	:0]							
Default	Power ON Sequence TBD TBD												
	S	W Reset		TBD	TBD								
	Н	IW Reset		TBD	TBD								
	TIW Reset TBD TBD												



8.3.26. Interface Control (F6h)

F6h					IFC1	ΓL (16bits	Data For	mat Sele	ction)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	1	1	0	1	1	0	F6h
1 st Parameter	1	1	↑	XX	MY_ EOR	MX_ EOR	MV_ EOR	0	BGR_ EOR	0	0	WE MODE	01
2 nd Parameter	1	1	↑	XX	0	0	EPF	[1:0]	0	0	0	0	00
3 rd Parameter	1	1	↑	XX	0	0	ENDIA	N 0	DM	[1:0]	RM	RIM	00

MY_EOR / MX_EOR / MV_EOR / BGR_EOR:

The set value of MADCTL is used in the IC is derived as exclusive OR between 1st Parameter of IFCTL and MADCTL Parameter.

WEMODE: Memory write control


WEMODE=0: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

WEMODE=1: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

ENDIAN: Select Little Endian Interface bit. At Little Endian mode, the host sends LSB data first.

ENDIAN	Data transfer Mode
0	Normal (MSB first, default)
1	Little Endian (LSB first)

Description



Note: Little Endian is valid on only 65K 8-bit and 9-bit MPU interface mode.

DM [1:0]: Select the display operation mode.

DM [1]	DM [0]	Display Operation Mode
0	0	Internal clock operation
0	1	RGB Interface Mode
1	0	VSYNC interface mode
1	1	Setting disabled

The DM [1:0] setting allows switching between internal clock operation mode and external display interface operation mode.

However, switching between the RGB interface operation mode and the VSYNC interface operation mode is prohibited.

RM: Select the interface to access the GRAM.

Set RM to "1" when writing display data by the RGB interface.

RM	Interface for RAM Access
0	System interface/VSYNC interface
1	RGB interface








RIM: Specify the RGB interface mode when the RGB interface is used. These bits should be set before display operation through the RGB interface and should not be set during operation.


RIM	COLMOD [6:4]	RGB Interface Mode
0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)
0	101 (65K color)	16- bit RGB interface (1 transfer/pixel)
4	110 (262K color)	6- bit RGB interface (3 transfer/pixel)
1	101 (65K color)	6- bit RGB interface (3 transfer/pixel)

EPF [1:0]: 65K color mode data format.
















EPF [1:0]	Expand 16 bbp (R,G,B) to 18bbp (R,G,B)
00	MSB is inputted to LSB r [5:0] = {R [4:0], R [4]} g [5:0] = {G [5:0]} b [5:0] = {B [4:0], B [4]}
01	"0" is inputted to LSB r [5:0] = {R [4:0], 0} g [5:0] = {G [5:0]} b [5:0] = {B [4:0], 0} Exception:
10	R [4:0], B[4:0] = 5'h1F \rightarrow r [5:0], b[5:0] = 6'h3F "1" is inputted to LSB r [5:0] = {R [4:0], 1} g [5:0] = {G [5:0]} b [5:0] = {B [4:0], 1} Exception: R [4:0], B[4:0] = 5'h00 \rightarrow r [5:0], b[5:0] = 6'h00
11	Compare R [4:0], G [5:1], B [4:0] case: Case 1: R=G=B \rightarrow r [5:0] = {R [4:0], G [0]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], G [0]} Case 2: R=B \neq G \rightarrow r [5:0] = {R [4:0], R [4]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], B [0]} Case 3: R=G \neq B \rightarrow r [5:0] = {R [4:0], G [0]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], B [0]} Case 4: B=G \neq R \rightarrow r [5:0] = {R [4:0], R [4]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], G [0]}

Restriction

SETEXTC turn on to enable this command.

Register

Availability

Status	Availability		
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes		
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes		
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes		
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes		
Sleep IN	Yes		

Default

	Default Value									
Status	EPF [1:0]	ENDIAN	WEMODE	DM [1:0]	RM	RIM				
Power ON Sequence	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0				
SW Reset	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0				
HW Reset	HW Reset 2'b00		1'b1	2'b00	1'b0	1'b0				





8.3.27. Get GPIO0~7 Status (F7h)

F7h	Get GPIO0~7 Status												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	1	1	0	1	1	1	F7h
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1 1 1 XX GPI								[7:0]				00
Description	 GPI[7:0]: get the GPIO0~7 input configuration correspondent with register GPI bit 0 ~ 7. 0 : logic low input 1 : logic High input 												
Restriction	SETEXTC turn on to enable this command.												
Register Availability	Normal Partial	Mode ON, Mode ON, Mode ON,	OUT	Availabilit Yes Yes Yes Yes Yes Yes	dy								
Default	Power (Status ON Sequer W Reset W Reset	nce	fault Value GPI[7:0] 7'h00h 7'h00h 7'h00h									





8.3.28. Set GPIO0~7 Status (F8h)

Set GPIO0~7 Status												
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
0	1	1	XX	1	1	1	1	1	0	0	0	F8h
1	1	1	XX				GPC	0[7:0]				00
1	1	1	XX							IE	OEB	00
GPO[7:0]: Setting the GPIO output configuration 0: GPIO output is logic low 1: GPIO output is logic High IE/OEB: Control the GPO output direction IE OEB GPO output control 0 0 Enable GPIO output 1 Disable GPIO output												
SETEXT	C turn on t	o enable t	his comm	and.								
		Status				lity						
					1							
				•								
Рапіаі	Mode ON		e ON, Sie	ер ООТ								
		Sieep in			Yes							
	Status	GP		ult Value IE	OEB							
Power (ON Seque	nce 7'l	n00h	1'b0	1'b0							
S	W Reset	7'l	n00h	1'b0	1'b0							
H	W Reset	7'l	n00h	1'b0	1'b0							
	O 1 1 GPO[7:0	0 1 1 1 1 1 1 1 GPO[7:0] : Setting 0 : GPI 1 : GPI IE/OEB : Control th IE OEB 0 0 1 1 SETEXTC turn on t Normal Mode ON Normal Mode ON Partial Mode ON Partial Mode ON Status	0 1 ↑ 1 1 ↑ 1 1 ↑ GPO[7:0] : Setting the GPIO 0 : GPIO output is 1 : G	0 1 ↑ XX 1 1 ↑ XX 1 1 ↑ XX GPO[7:0] : Setting the GPIO output co 0 : GPIO output is logic lov 1 : GPIO output is logic Hig IE/OEB : Control the GPO output direct IE OEB GPO output control 0 0 Enable GPIO output 1 1 Disable GPIO output 1 1 Disable GPIO output SETEXTC turn on to enable this comm Status Normal Mode ON, Idle Mode OFF, Sle Normal Mode ON, Idle Mode OFF, Sle Partial Mode ON, Idle Mode OFF, Sle Partial Mode ON, Idle Mode ON, Sle Sleep IN Status Defa GPO[7:0] Power ON Sequence 7'h00h SW Reset 7'h00h	0 1 ↑ XX 1 1 1 ↑ XX 1 1 ↑ XX GPO[7:0] : Setting the GPIO output configuration 0 : GPIO output is logic low 1 : GPIO output is logic High IE/OEB : Control the GPO output direction IE OEB GPO output control 0 0 Enable GPIO output 1 1 Disable GPIO output 1 1 Disable GPIO output SETEXTC turn on to enable this command. Status Normal Mode ON, Idle Mode OFF, Sleep OUT Normal Mode ON, Idle Mode OFF, Sleep OUT Partial Mode ON, Idle Mode ON, Sleep OUT Sleep IN Status Default Value GPO[7:0] IE Power ON Sequence 7'h00h 1'b0 SW Reset 7'h00h 1'b0	D/CX RDX WRX D17-8 D7 D6 0 1 ↑ XX 1 1 1 1 ↑ XX 1 1 GPO[7:0] EPO[7:0] EPO[7:0] Setting the GPIO output control 0 0 Enable GPIO output 0 Enable GPIO output SETEXTC turn on to enable this command. Settus Availabin Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes Status Default Value GPO[7:0] IE OEB Power ON Sequence 7'h00h 1'b0 1'b0	D/CX RDX WRX D17-8 D7 D6 D5 0 1 ↑ XX 1 1 1 1 1 ↑ XX 1 1 1 1 1 ↑ XX 1 1 1 GPO[7:0] : Setting the GPIO output configuration 0 : GPIO output is logic low 1 : GPIO output direction IE OEB	D/CX	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 0 1 ↑ XX 1	D/CX	Dicx RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1	Dicx RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0






9. Display Data RAM

9.1. Configuration

The display data RAM stores display dots and consists of 1,382,400 bits (320x18x240 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous panel read and interface read or write display data to the same location of the frame memory.








9.2. Memory to Display Address Mapping

9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF

In this mode, the content of frame memory within an area where column pointer is 0000h to 013Fh and page pointer is 0000h to 00EFh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0)












9.2.2. Vertical Scroll Mode

There is a vertical scrolling mode, which is determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

The Vertical Scroll Mode function is explained by these examples in the following.







Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 240, Scrolling Mode is undefined.

9.2.3. Vertical Scroll Example


9.2.4. Case1: TFA+VSA+BFA < 240

This setting is prohibited, unless unexpected picture will be shown.

9.2.5. Case2: TFA+VSA+BFA = 240 (Rolling Scrolling)


The operation of Rolling Scrolling is explained by these examples in the following.

When TFA=0, VSA=240, BFA=0, VSCRSADD=40 and MADCTL MV bit = 1






When TFA=30, VSA=210, BFA=0, VSCRSADD=80 and MADCTL MV bit = 0




When TFA=30, VSA=210, BFA=0, VSCRSADD=80 and MADCTL MV bit = 1






9.3. MPU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits B5, B6, and B7 as described below.



B5	B6	B7	CASET			PASET		
0	0	0	Direct to Physical Column F	Pointer	Direct to Phy	t to Physical Page Pointer		
0	0	1	Direct to Physical Column F	Pointer	Direct to (239	ct to (239-Physical Page Pointer)		
0	1	0	Direct to (319-Physical Colu	umn Pointer)	Direct to Phy	sical Page Pointer		
0	1	1	Direct to (319-Physical Colu	umn Pointer)	Direct to (239	9-Physical Page Pointer)		
1	0	0	Direct to Physical Page Poi	nter	Direct to Phy	sical Column Pointer		
1	0	1	Direct to (239-Physical Pag	e Pointer)	Direct to Phy	Direct to Physical Column Pointer		
1	1	0	Direct to Physical Page Poi	nter	Direct to (319-Physical Column Pointe			
1	1	1	Direct to (239-Physical Pag	e Pointer)	Direct to (319	9-Physical Column Pointer)		
		Cor	ndition	Column	Counter	Page counter		
When	n RAMW	R/RAMF	RD command is accepted	Return to "Sta	rt column"	Return to "Start Page"		
	Comple	ete Pixel	Read/Write action	Increment by	1	No change		
The (Column v	/alues is	large than "End Column"	Return to "Start column"		Increment by 1		
The	The Page counter is large than "End Page"				Return to "Start column" Return to "Start Page			



a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



Note:

Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5. The write order for each pixel unit is

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0						B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.



a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color

Display Data		IADCT Paramete		Image in the Memory	Image in the Driver (Frame Memory)
Direction	MV	MX	MY	(MPU)	mage in the Dirver (France ividinoly)
Normal	0	0	0	B	Counter(0,0)
Y-Mirror	0	0	1	B	Memory(0,0)
X-Mirror	0	1	0	B	Memory(0,0) B Counter(0,0)
X-Mirror Y-Mirror	0	1	1	B	Memory(0,0) E B Counter(0,0)
X-Y Exchange	1	0	0	B E	Counter(0,0)
X-Y Exchange Y-Mirror	1	0	1	B	Memory(0,0) Counter(0,0) B
XY Exchange X-Mirror	1	1	0	B E	Memory(0,0) B Counter(0,0)
XY Exchange X-Mirror Y-Mirror	1	1	1	B	Memory(0,0) E I I I I I I I I I






10. Tearing Effect Output

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the parameter of the Tearing Effect Line Off & On commands.

The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

10.1. Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 240 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above).




Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.



10.2. Tearing Effect Line Timings

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60Hz)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Description
t _{vdl}	Vertical timing low duration				ms	
t_{vdh}	Vertical timing high duration	1000	-		us	
t _{hdl}	Horizontal timing low duration			-	us	
t _{hdh}	Horizontal timing high duration		-	500	us	

Note:

- 1. The timings in Table as above apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MPU and should be used to avoid Tearing Effect.






11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module

11.1. Register loading Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EV Memory(or similar device) to registers of the display controller is working properly.

If the register loading detection is successfully, there is inverted (= increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D7). If it is failure, this bit (D7) is not inverted (= not increased by 1).

The flow chart for this internal function is following:








11.2. Functionality Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.) If functionality requirement is met, there is an inverted (= increased by 1) bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1). The flow chart for this internal function is shown as below.

The flow chart for this internal function is following:



Note 1: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if User's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.





12. Power ON/OFF Sequence

IOVCC and VCI can be applied in any order.

VCI and IOVCC can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum 120msec after RESX has been released.


During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

- Note 1: There will be no damage to the display module if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in Sections 12.1 and 12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode


Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.





12.2. Case 2 – RESX line is held Low by Host at Power ON

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VCI and IOVCC have been applied.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.



a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



12.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, ILI9342 will force the display to blank and will not be any abnormal visible effects with in 1 second on the display and remains blank until "Power On Sequence" actives.



a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



13. Power Level Definition

13.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.
 - In this mode part of the display is used with maximum 262,144 colors.
- Normal Mode On (full display), Idle Mode On, Sleep Out.In this mode, the full display area is used but with 8 colors.
- Partial Mode On, Idle Mode On, Sleep Out.
 In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MPU interface and memory works with IOVCC power supply. Contents of the memory are safe.

6. Deep Standby Mode.

In Deep Standby mode, both internal logic power and SRAM power are turn off, the display data stored in the Frame Memory and the instructions are not saved. Rewrite Frame Memory content and instructions after the Deep Standby Mode is exited.

7. Power Off Mode.


In this mode, both VCI and IOVCC are removed.

Note1: Transition between modes 1-5 is controllable by MPU commands. Mode 6 is entered only when both Power supplies are removed.





13.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.





14. Gamma Curves Selection

ILI9342 provide four gamma curves (Gamma1.0, Gamma1.8, Gamma2.2 and Gamma2.5). The gamma curve can be selected by the GC0 to GC3 settings.

14.1. Gamma Default Values (for NW type LC)


-	The var	400	7.0			ype L	<u> </u>			
Data		VCON	1 – 1 0		Juipui	Voltage	VCON	1 – Hio	h	
Data	Gamma	1.0	1.8	2.2	2.5	Gamma	1.0	1.8	2.2	2.5
0	VOP	1.0	1.0	2.2	2.5	VON	1.0	1.0	2.2	2.5
1	V1P					V1N				
2	V2P					V2N				
3	V3P					V3N				
4	V4P					V4N				
5	V5P					V5N				
6	V6P					V6N				
7	V7P					V7N				
8	V8P					V8N				
9	V9P					V9N				
10	V10P					V10N				
11	V11P					V11N				
12	V12P					V12N				
13	V13P					V13N				
14	V14P					V14N				
15	V15P					V15N				
16	V16P					V16N				
17	V17P					V17N				
18	V18P					V18N				
19	V19P					V19N				
20	V20P					V20N				
21	V21P					V21N				
22	V21P					V21N				
23	V23P					V23N				
24	V24P					V24N				
25	V25P					V25N				
26	V26P					V26N				
27	V27P					V27N				
28	V28P					V28N				
29	V29P					V29N				
30	V30P					V30N				
31	V31P					V31N				
32	V32P					V32N				
33	V33P					V33N				
34	V34P					V34N				
35	V35P					V35N				
36	V36P					V36N				
37	V37P					V37N				
38	V38P					V38N				
39	V39P					V39N				
40	V40P					V40N				
41	V401 V41P					V41N				
42	V41P					V42N				
43	V43P					V43N				
44	V44P					V44N				
45	V45P					V45N				
46	V46P					V46N				
47	V47P					V47N				
48	V48P					V48N				
49	V49P					V49N				
50	V50P					V50N				
51	V51P					V51N				
52	V52P					V52N				
53	V53P					V53N				
54	V54P					V54N				
55	V55P					V55N				
56	V56P					V56N				
57	V57P					V57N				
58	V571					V58N				
59	V59P					V59N				
60	V60P					V60N				
61	V61P					V61N				
62	V61P					V61N				
63	V63P					V63N				
03	VUJF	<u> </u>		l	l	VUJIN				L



14.2. Gamma Curves


14.2.1. Gamma Curve 1 (GC0), applies the function y=x^{2.2}






14.2.2. Gamma Curve 2 (GC1), applies the function y=x^{1.8}

G a m m a
$$y = x^{1.8}$$




14.2.3. Gamma Curve 3 (GC2), applies the function $y=x^{2.5}$

G a m m a
$$y = x^{2.5}$$



14.2.4. Gamma Curve 4 (GC3), applies the function y=x^{1.0}

$$G amma y = x^1$$





a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



15. Reset

15.1. Registers

The registers that are initialized are listed as below:

	After	After	After	
	Powered ON	Hardware Reset	Software Reset	
Frame Memory	Random	Repair data	No Change	
Sleep	In	In	ln	
Display Mode	Normal	Normal	Normal	
Display	Off	Off	Off	
Idle	Off	Off	Off	
Column Start Address	0000 h	0000 h	0000 h	
Column End Address	013F h	013F h	If MADCTL's B5=0:013F h If MADCTL's B5=1:00EF h	
Page Start Address	0000 h	0000 h	0000 h	
Page End Address	00EF h	00EF h	If MADCTL's B5 = 0:00EFh If MADCTL's B5= 1:013F h	
Gamma Setting	GC0	GC0	GC0	
Partial Area Start	0000 h	0000 h	0000 h	
Partial Area End	00EF h	00EF h	00EF h	
Memory Data Access Control	00 h	00 h	No Change	
RDDPM	08 h	08 h	08 h	
RDDMADCTL	00 h	00 h	No Change	
RDDCOLMOD	06 h	06 h	06 h	
RDDIM	00 h	00 h	00 h	
RDDSM	00 h	00 h	00 h	
RDDSDR	00 h	00 h	00 h	
TE Output Line	Off	Off	Off	
TE Line Mode	Mode 1 (Note 3)	Mode 1 (Note 3)	Mode 1 (Note 3)	

- Note 1: There will be no abnormal visible effects on the display when S/W or H/W Resets are applied.
- Note 2: After Powered-On Reset finishes within 10µs after both VCI & IOVCC are applied.
- Note 3: Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.
- Note 4: When a RESX input is entered into the ILI9342 while it is in deep standby mode, the ILI9342 starts up the inside logic regulator and makes a transition to the initial state. During this period, the state of the interface pins may become unstable.



a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



15.2. Output Pins, I/O Pins

	After	After	After
	Power ON	Hardware Reset	Software Reset
TE line	Low	Low	Low
DB[17:0] (output driver)	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)

Note 1: There will be no output from D [17:0] during Power ON/OFF sequence, hardware reset and software reset.


15.3. Input Pins

	During	After	After	After	During Device OFF
	Power ON Process	Power ON	Hardware Reset	Software Reset	Power OFF Process
RESX	See Chapter 12	Input valid	Input valid	Input valid	See Chapter 12
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
DB[17:0] (input driver)	Input invalid	Input valid	Input valid	Input valid	Input invalid





15.4. Reset Timing



Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
tRT	+DT	Reset cancel		5 (note 1,5)	mS
	Reset Caricei		120 (note 1,6,7)	mS	


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.


Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



- Note 5: When Reset applied during Sleep In Mode.
- Note 6: When Reset applied during Sleep Out Mode.
- Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.




16.NV Memory Programming Flow







17. Deep Standby Mode Setting



Note: (1) To Return display mode according to normal display ON sequence when ILI9342 exits Deep standby mode to Sleep mode.

- (2) Leave at lease 1ms between the 2nd and 3rd inputs of CSX=Low.
- (3) This sequence must be completed before writing data to GRAM.
- (4) ILI9342 exits deep standby mode and enters to sleep mode when an effective RESX pulse is inputted during Deep Standby mode.







18. Electrical Characteristics

18.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9342 is used out of the absolute maximum ratings, ILI9342 may be permanently damaged. To use ILI9342 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9342 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +4.8
Supply voltage (Logic)	IOVCC	V	-0.3 ~ +3.3
Supply voltage (Digital)	VCORE	V	-0.3 ~ +2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ +32.0
Logic input voltage range	VIN	V	-0.3 ~ IOVCC + 0.3
Logic output voltage range	VO	V	-0.3 ~ IOVCC + 0.3
Operating temperature	Topr	$^{\circ}\mathbb{C}$	-40 ~ +85
Storage temperature	Tstg	$^{\circ}\mathbb{C}$	-55 ~ +110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color

18.2. DC Characteristics

18.2.1. General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Тур.	Max.	Note
Power and Operation	Voltage						
Analog Operating Voltage	VCI	V	Operating voltage	2.3	2.8	4.8	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.8	-	Note2
Gate Driver High Voltage	VGH	٧	-	10.0	ı	16.0	Note3
Gate Driver Low Voltage	VGL	٧	-	-16.0	ı	-9.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	19	-	32	Note3
Input and Output							
Logic High Level Input Voltage	VIH	٧	-	0.8*IOVCC	ı	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	DGND	-	0.2*IOVCC	Note1,2,3
Logic High Level Output Voltage	VOH	٧	IOL=-1.0mA	0.8*IOVCC	1	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	٧	IOL=1.0mA	DGND	ı	0.2*IOVCC	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or DGND	-0.1	-	+0.1	Note1,2,3
VCOM Operation							
VCOM High Voltage	VCOMH	V	Ccom=12nF	2.5	-	5.0	Note3
VCOM Low Voltage	VCOML	V	Ccom=12nF	-2.5	-	0.0	Note3
VCOM Amplitude Voltage	VCOM	V	VCOMH-VCOML	4.0	-	5.5	Note3
Source Driver							
Source Output Range	Vsout	٧	-	0.1	ı	DDVDH-0.1	Note4
Gamma Reference Voltage	VREG10UT	V	-	3.0	-	5.0	Note3

Note 1: IOVCC=1.65 to 3.3V, VCI=2.3 to 4.8V, AGND=DGND=0V, Ta= -40 to 85 °C °C.

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.


Note3: CSX, RDX, WRX, DB[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel


18.3. AC Characteristics

18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-system)



Signal	Symbol	Parameter	min	max	Unit	Description	
DCX	t _{ast}	Address setup time	0	-	ns		
DCX	t _{hat}	Address hold time (Write/Read)	10	-	ns		
	t_{chw}	CSX "H" pulse width	0	-	ns		
	t_{cs}	Chip Select setup time (Write)	15	-	ns		
CSX	t _{rcs}	Chip Select setup time (Read ID)	45	-	ns		
	t_{rcsfm}	Chip Select setup time (Read FM)	355	-	ns		
	t _{csf}	Chip Select Wait time (Write/Read)	10	-	ns		
	t_{wc}	Write cycle	66		ns		
WRX	t _{wrh}	Write Control pulse H duration	33	-	ns		
	t _{wrl}	Write Control pulse L duration	33	-	ns		
	t _{rc}	Read cycle (ID)	160	-	ns		
RDX (ID)	t_{rdh}	Read Control pulse H duration	90	-	ns	When read ID data	
	t _{rdl}	Read Control pulse L duration	45	-	ns		
	t _{rcfm}	Read Cycle (FM)	450	-	ns	When read from the frame	
RDX (FM)	t_{rdhfm}	Read Control H duration (FM)	90	-	ns		
	t_{rdlfm}	Read Control L duration (FM)	355	-	ns	memory	
DD[47:0]	t _{dst}	Write data setup time	10	-	ns		
DB[17:0], DB[15:0],	t_{dht}	Write data hold time	10	-	ns	For maximum CL=30pF	
DB[15.0], DB[8:0],	t _{rat}	t _{ratfm} Read access time t _{ratfm} Read access time		40	ns	For minimum CL=8pF	
DB[8:0], DB[7:0]	t_{ratfm}			340	ns	I or minimum CL-ope	
[0.1]	t_{rod}	Read output disable time	20	80	ns		


Note: Ta = -40 to 85 °C, IOVCC=1.65V to 3.3V, VCI=2.3V to 4.8V, DGND=0V






a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color

CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.






18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (6800-system)

18.3.3. Fixed E Mode


Fixed E Mode



Signal	Symbol	Parameter	Unit	Description		
DCV	t _{as}	Address Setup time	10	-	ns	-
DCX	t _{ah}	Address hold Time (Write/Read)	10	-	ns	-
DAAA	t _{as}	Address Setup time	10	-	ns	-
R/WX	t _{ah}	Address hold Time (Write/Read)	10	-	ns	-
CSX	t _{cycle}	System Clock Cycle Time	50	790	ns	-
	t _{DS}	Data Setup Time	15	-	ns	-
D[23:0]	t _{DH}	Data Hold Time	25	-	ns	For maximum CL = 20nF
	t _{ACC}	Data Access Time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	toH	Output Hold Time	10	-	ns	For minimum CL-ope

Note: (1) Ta = -40 to 85 °C, IOVCC=1.65V to 3.3V, VCI=2.3V to 4.8V, AGND=DGND=0V

(2) Does not include signal rise and fall times.




18.3.4. Clocked E Mode

Clocked E Mode CSX D/CX t_{as} t_{ah} **RWX** t_{cycle} t_{as} t_{cycle / 2} Ε t_{DH} t_{DS} D[17:0] (wrtie) t_{ACC} t_{OH} D[17:0] (Read)

Signal	Symbol	Parameter	Unit	Description		
DCX	t _{as}	Address Setup time	10	-	ns	-
DCX	t _{ah}	Address hold Time (Write/Read)	10	-	ns	-
DAAA	t _{as}	Address Setup time	10	-	ns	-
R/WX	t _{ah}	Address hold Time (Write/Read)	10	-	ns	-
Е	t _{cycle}	System Clock Cycle Time	50	790	ns	-
D[23:0]	t _{DS}	Data Setup Time	15	-	ns	-
	t_DH	Data Hold Time	25	-	ns	For maximum CL =20nF
	t _{ACC}	Data Access Time		-	ns	For maximum CL=30pF For minimum CL=8pF
	tон	Output Hold Time	10	-	ns	For minimum CL-ope

Note: (1) Ta = -40 to 85 °C, IOVCC=1.65V to 3.3V, VCI=2.3V to 4.8V, AGND=DGND=0V


(2) Does not include signal rise and fall times.








18.3.5. Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
	t _{scycw}	Serial Clock Cycle (Write)	66	-	ns	
	t _{shw}	SCL "H" Pulse Width (Write)	33	-	ns	
SCL	t _{slw}	SCL "L" Pulse Width (Write)	33	-	ns	
SCL	t _{scycr}	Serial Clock Cycle (Read)	150	-	ns	
	t _{sshr}	SCL "H" Pulse Width (Read)	75	-	ns	
	t _{slr}	SCL "L" Pulse Width (Read)	75		ns	
SDA	t _{sds}	Data setup time (Write)	10	-	ns	
(Input)	t _{sdh}	Data hold time (Write)	10	-	ns	
SDA	t _{acc}	Access time (Read)	10	50	ns	For maximum CL=30pF For minimum CL=8pF
(Output)	t _{oh}	Output disable time (Read)	15	50	ns	For maximum CL=30pF For minimum CL=8pF
	t _{chw}	CSX "H" Pulse Width	40	-	ns	
CSX	t _{scss}	SCI_CSV (Mrite Time)	15	-	ns	
	t _{csh}	SCL-CSX (Write Time)	15	-	ns	
	t _{css}	CSV SCI (BoodTime)	60	-	ns	
	t _{csh}	CSX-SCL (ReadTime)	65	-	ns	


Note: Ta = -40 to 85 °C, IOVCC=1.65V to 3.3V, VCI=2.3V to 4.8V, AGND=DGND=0V








18.3.6. Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	t _{css}	Chip select time (Write)	15	-	Ns	
CSA	t _{cssh}	Chip select hold time (write)	15	-	Ns	
	t _{wc}	Serial clock cycle (Write)	66	-	Ns	
	t _{wrh}	SCL "H" pulse width (Write)	33	-	Ns	
	t _{wrl}	SCL "L" pulse width (Write)	33	-	Ns	
SCL	t _{rc}	Serial clock cycle (Read)	150	-	Ns	
	t _{rdh}	SCL "H" pulse width (Read)	75	-	Ns	
	t _{rdl}	SCL "L" pulse width (Read)	75	-	Ns	
D/CX	t _{as}	D/CX setup time	10	-	Ns	
	t _{ah}	D/CX hold time (Write / Read)	10	-	Ns	
SDA	t _{ds}	Data setup time (Write)	10	-	Ns	
(Input)	t _{dh}	Data hold time (Write)		-	Ns	
SDA	t _{acc}	Access time (Read)	10	50	Ns	For maximum CL=30pF
(Output)	tod	Output disable time (Read)	15	50	Ns	For minimum CL=8pF


Note: Ta = -40 to 85 °C, IOVCC=1.65V to 3.3V, VCI=2.3V to 4.8V, AGND=DGND=0V








18.3.7. Parallel RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description	
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns		
HSYNC	tsynch	VSYNC/HSYNC hold time	-	ns			
DE	t _{ENS}	DE setup time		-	ns		
DE	t _{ENH}	DE hold time	15	-	ns		
DB[17:0]	t _{POS}	Data setup time	15	-	ns	18/16-bit bus RGB	
DB[17.0]	t _{PDH}	Data hold time	15	-	ns	interface mode	
	PWDH	DOTCLK high-level period	33	-	ns		
DOTCLK	PWDL	DOTCLK low-level period	33	-	ns		
DOTCLK	tcycd	DOTCLK cycle time	66	-	ns		
	t_{rgbr} , t_{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns		
VSYNC /	t _{SYNCS}	VSYNC/HSYNC setup time	15	-	ns		
HSYNC	t _{SYNCH}	VSYNC/HSYNC hold time	15	-	ns		
DE	t _{ENS}	DE setup time	15	-	ns		
DE	t _{ENH}	DE hold time	15	-	ns		
DD[17:0]	t _{POS}	Data setup time	15	-	ns	6-bit bus RGB	
DB[17:0]	t _{PDH}	Data hold time	15	-	ns	interface mode	
	PWDH	DOTCLK high-level pulse period	33	-	ns		
DOTCLK	PWDL	DOTCLK low-level pulse period	33	-	ns		
	t _{CYCD}	DOTCLK cycle time	66	_	ns		
	t_{rqbr} , t_{rqbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns		


Note: Ta = -40 to 85 °C, IOVCC=1.65V to 3.3V, VCI=2.3V to 4.8V, AGND=DGND=0V







19. Application Circuit





a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



Items	Recommended Specification	Pin connection
	6.3V	VCORE, VCL, C11P/N, C31P/N, C12P/N (Note 1)
Capacity 1 µF	10V	DDVDH, C21P/N, C22P/N
Оараску г рг	16V	VGL
	25V	VGH

Note 1: If using 3x DDVDH setting, the C12P/N capacity should be add to application circuit.



a-Si TFT LCD Single Chip Driver 320RGBx240 Resolution and 262K color



20. Revision History

Version No.	Date	Page	Description
V001	2009/09/21	All	New Created
V002	2009/12/28	17~25	Pad location table error
V003	2009/12/29	16	Pad size description
V004	2010/2/2	85	Correct Command default
V005	2010/3/3	118	Correct 33h default
		16	Pad diagram
		159	SAP setting correction
V006	2010/3/4	13	Testing description
V007	2010/3/17	9	Circuit block diagram
		12	CSX1/D/CX_SCL1 descriptopn
		215	External capacity value
V008	2010/3/31	99	Modify Sleep out restriction
		150	Modify SS description
		206~213	AC/DC timing revise