1. Table of Contents (This Page)
   Created on Wed Jun 21 21:03:34 2023
2. top
3. bottom
4. outline
5. plated-drill
6. unplated-drill
7. componentmask
8. soldermask
9. topsilk
10. bottomsilk
11. toppaste
12. bottompaste
13. topassembly
14. bottomassembly
15. fab



top, scale = 1:1.000
ckt-irsense-array.pcb



bottom (mirrored), scale = 1:1.000
ckt-irsense-array.pcb

outline, scale = 1:1.000
ckt-irsense-array.pcb



plated-drill, scale = 1:1.000
ckt-irsense-array.pcb



unplated-drill, scale = 1:1.000
ckt-irsense-array.pcb



topmask, scale = 1:1.000
ckt-irsense-array.pcb



bottommask (mirrored), scale = 1:1.000
ckt-irsense-array.pcb



topsilk, scale = 1:1.000
ckt-irsense-array.pcb

Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com
Iowa Scaled Eng.	TranSpotter CKT-IRSENSE v4.3 CC-BY-SA (C)2022	JP1 scaled.com

bottomsilk (mirrored), scale = 1:1.000
ckt-irsense-array.pcb



toppaste, scale = 1:1.000
ckt-irsense-array.pcb



bottompaste (mirrored), scale = 1:1.000
ckt-irsense-array.pcb



topassembly, scale = 1:1.000
ckt-irsense-array.pcb

bottomassembly (mirrored), scale = 1:1.000
ckt-irsense-array.pcb

There are 4 different drill sizes used in this layout, 450 holes total

Symbol	Diam. (Inch)	Count	Plated?
˅	0.012	180	YES
+	0.014	156	YES
×	0.031	78	NO
∘	0.039	36	NO

Title: (unknown) - Fabrication Drawing
Author: Michael Petersen
Date: Thu Jun 22 03:03:34 2023 UTC



Board outline is the centerline of this path

fab, scale = 1:1.000
ckt-irsense-array.pcb