

# AO4882

# 40V Dual N-Channel MOSFET

## **General Description**

The AO4882 uses advanced trench technology to provide excellent  $R_{\mathrm{DS(ON)}}$  with low gate charge. This is an all purpose device that is suitable for use in a wide range of power conversion applications.


## **Product Summary**

 $\begin{array}{lll} V_{DS} & 40V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 8A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 19 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 27 m\Omega \end{array}$ 


 $\begin{array}{cc} 100\% \text{ UIS Tested} \\ 100\% \text{ R}_{g} \text{ Tested} \end{array}$ 




#### SOIC-8









## Absolute Maximum Ratings T<sub>A</sub>=25℃ unless otherwise noted

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	40	V	
Gate-Source Voltage		V <sub>GS</sub>	±20	V	
Continuous Drain Current	T <sub>A</sub> =25℃	ı	8		
	T <sub>A</sub> =70℃	'D	6	A	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	40		
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	15	А	
Avalanche energy L=0.1mH <sup>C</sup>		E <sub>AS</sub>	11	mJ	
Power Dissipation <sup>B</sup>	T <sub>A</sub> =25℃	P <sub>D</sub>	2	W	
	T <sub>A</sub> =70℃	LD	1.3	VV	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	C	

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	D	48	62.5	℃/W			
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	74	90	°C/W			
Maximum Junction-to-Lead	Steady-State	$R_{\theta JL}$	32	40	C/W			



#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Conditions			Max	Units			
Symbol Parameter Conditions Min Typ Max Units STATIC PARAMETERS										
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		40			V			
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V				1	μA			
	Zero Gate Voltage Brain Gurrent		T <sub>J</sub> =55℃			5	μΑ			
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0V$ , $V_{GS}=\pm20V$				±100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$		1.4	1.9	2.4	V			
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =10V, V <sub>DS</sub> =5V		40			Α			
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_D$ =8A			15.4	19	mΩ			
			T <sub>J</sub> =125℃		22.5	29	11152			
		$V_{GS}$ =4.5V, $I_D$ =4A			21	27	mΩ			
g <sub>FS</sub>	Forward Transconductance	$V_{DS}=5V$ , $I_{D}=8A$	$V_{DS}$ =5V, $I_{D}$ =8A		33		S			
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V			0.75	1	V			
Is	Maximum Body-Diode Continuous Current					2.5	Α			
DYNAMIC	PARAMETERS									
C <sub>iss</sub>	Input Capacitance				415		pF			
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =20V, f=1MHz			112		pF			
$C_{rss}$	Reverse Transfer Capacitance				11		pF			
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz		1	2.2	3.5	Ω			
SWITCHII	NG PARAMETERS									
$Q_g(10V)$	Total Gate Charge				6.5	12	nC			
$Q_g(4.5V)$	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =8A			3	6	nC			
$Q_{gs}$	Gate Source Charge	VGS=10V, VDS=20V,	VGS-10V, VDS-20V, 1D-0A		1.2		nC			
$Q_{gd}$	Gate Drain Charge				1.1		nC			
t <sub>D(on)</sub>	Turn-On DelayTime				4		ns			
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =20V, $R_L$ =2.5 $\Omega$ , $R_{GEN}$ =3 $\Omega$			3		ns			
t <sub>D(off)</sub>	Turn-Off DelayTime				15		ns			
t <sub>f</sub>	Turn-Off Fall Time				2		ns			
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =8A, dI/dt=100A/μs			12.5		ns			
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =8A, dI/dt=100A/μs			3.5		nC			

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The value in any given application depends on the user's specific board design. B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}=150^\circ$  C, using  $\leqslant$  10s junction-to-ambient thermal resistance. C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}=150^\circ$  C. Ratings are based on low frequency and duty cycles to keep

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev 0: Dec 2011 Page 2 of 5 www.aosmd.com

initialT<sub>J</sub>=25° C.


D. The  $R_{\theta JA}$  is the sum of the thermal impedence from junction to lead  $R_{\theta JL}$  and lead to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-ambient thermal impedence which is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS












) 3 6 9 12 15 I<sub>D</sub> (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)








v<sub>es</sub> (voits) gure 5: On-Resistance vs. Gate-Source Voltage Figure 6: Body-Di (Note E)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)





## Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

