


به نام خدا

## تمرین کامپیوتری ۳ - طراحی Pipeline پردازنده میپس

مهدی چراغی - ۸۱۰۱۹۹۳۹۹

پویا صادقی - ۸۱۰۱۹۹۴۴۷

دیتا پث:



کنترلر:


	RegDest	Jal	RegWrite	slt	ALUsrc	ALUop	Jump	branch	MemRead	MemWrite	MemToReg
add	1	0	1	0	0	add	0	0	0	0	0
sub	1	0	1	0	0	sub	0	0	0	0	0
and	1	0	1	0	0	and	0	0	0	0	0
or	1	0	1	0	0	or	0	0	0	0	0
slt	X	0	1	1	0	sub	0	0	0	0	0
jr	X	0	0	0	X	nothing	1	0	0	0	X
addi	0	0	1	0	1	push-add	0	0	0	0	0
slti	0	0	1	1	1	push-sub	0	0	0	0	0
lw	0	0	1	0	1	push-add	0	0	1	0	1
sw	X	0	0	0	1	push-add	0	0	0	1	0
j	X	0	0	0	X	nothing	1	0	0	0	X
jal	X	1	1	0	X	nothing	1	0	0	0	X
beq	X	0	0	0	0	push-sub	0	1	0	0	X

## تست بنچ:

```

1  `timescale ips/ips
2  module testBench();
3      reg rst = 0, clk = 0;
4
5      dataPath mips(clk, rst);
6
7      always #5 clk <= ~clk;
8
9      initial begin
10         #7 rst = 1;
11         #16 rst = 0;
12         #2000 $stop;
13     end
14 endmodule

```



ry Data - /testBench/mips/insMem/instruction - Default	ory Data - /testBench/mips/regFile/registers - Default	ory Data - /testBench/mips/dMem/data - Default	ory Data - /testBench/mips/dMem/data - Default
24 XXXXXXXXXXXXXXXXXXXXXXXXXXXX	31 X	281 X	524 X
23 XXXXXXXXXXXXXXXXXXXXXXXXXXXX	30 X	280 X	523 X
22 XXXXXXXXXXXXXXXXXXXXXXXXXXXX	29 X	279 X	522 X
21 XXXXXXXXXXXXXXXXXXXXXXXXXXXX	28 X	278 X	521 X
20 XXXXXXXXXXXXXXXXXXXXXXXXXXXX	27 X	277 X	520 X
19 XXXXXXXXXXXXXXXXXXXXXXXXXXXX	26 X	276 X	519 X
18 XXXXXXXXXXXXXXXXXXXXXXXXXXXX	25 X	275 X	518 X
17 XXXXXXXXXXXXXXXXXXXXXXXXXXXX	24 X	274 X	517 X
16 10101100000001010000011111010100	23 X	273 X	516 X
15 10101100000001000000011111010000	22 X	272 X	515 X
14 00001000000000000000000000000101	21 X	271 X	514 X
13 001000000110010111111111111100	20 X	270 X	513 X
12 00000000000010100010000001000000	19 X	269 174763	512 X
11 00001000000000000000000000000101	18 X	268 88010	511 X
10 00010001011000000000000000000001	17 X	267 142868234	510 X
9 00100000011000110000000000000100	16 X	266 262122	509 X
8 00100000011000110000000000000100	15 X	265 -3969014	508 X
7 00000001010001000101100000101010	14 X	264 21834	507 X
6 10001100011010100000000000000000	13 X	263 32747	506 X
5 000100000010001000000000000001001	12 X	262 65546	505 X
4 00100000000010100000000000000000	11 1	261 10	504 X
3 00100000000010000000000000000000	10 174763	260 2052	503 X
2 00100000000010000000000000000000	9 X	259 255	502 X
1 00100000000010000000000000000000	8 X	258 174765	501 1024
	7 X	257 1398720	500 145751808
	6 X	256 145751808	
	5 1024	255 1048568	
	4 145751808	254 -2134016	
	3 1080	253 1070420	
	2 20	252 32767	
	1 20	251 65536	
	0 0	250 0	

## دستورات:

1	addi r0 r1 0 // for(i = 0; ...	1	001000_00000_00001_0000000000000000
2	addi r0 r2 20 // ...; i < 20; ...	2	001000_00000_00010_0000000000010100
3	addi r0 r3 1000 // array adr	3	001000_00000_00011_0000001111101000
4	addi r0 r4 0 // max val	4	001000_00000_00100_0000000000000000
5	addi r0 r5 0 // max index	5	001000_00000_00101_0000000000000000
6	beq r1 r2 9 // end for	6	000100_00001_00010_0000000000001001
7	lw r3 r10 0 // fetch reg	7	100011_00011_01010_0000000000000000
8	slt r10 r4 r11 // slt reg	8	000000_01010_00100_01011_00000_101010
9	addi r1 r1 1 // increment i	9	001000_00001_00001_0000000000000001
10	addi r3 r3 4 // next address	10	001000_00011_00011_0000000000000100
11	beq r11 r0 1 // if (fetch reg > max val) PC+1 + 1	11	000100_01011_00000_0000000000000001
12	j (6-1)	12	000010_00000000000000000000000101
13	add r0 r10 r4 // save new max val	13	000000_00000_01010_00100_00000_100000
14	addi r3 r5 -4// save new max adr	14	001000_00011_00101_1111111111111100
15	j (6-1)	15	000010_00000000000000000000000101
16	sw r0 r4 2000	16	101011_00000_00100_0000011111010000
17	sw r0 r5 2004	17	101011_00000_00101_0000011111010100

## هازارد دیتکتور:

```

1  module HDU (input IDEXMemRead, input [4:0] IDEXrt, IFIDrs, IFIDrt, input branch, jump, regEq,
2      output reg IFstall, PCstall, IFFlush, EXNop, output reg [1:0] PCsrc);
3      always @(IDEXMemRead, IDEXrt, IFIDrs, IFIDrt, branch, regEq, jump) begin
4          {IFstall, PCstall, IFFlush, EXNop, PCsrc} = 6'b000001;
5          if (branch && regEq)
6              {IFFlush, EXNop, PCsrc} = 4'b1100;
7          if (IDEXMemRead && ((IDEXrt == IFIDrs) || (IDEXrt == IFIDrt)))
8              {IFstall, PCstall, EXNop} = 3'b111;
9          if (jump)
10             {IFFlush, EXNop, PCsrc} = 4'b1110;
11      end
12  endmodule

```

## فوروارد یونیت:

```

1  module forwardUnit (input EXMEMRegWrite, input [4:0] EXMEMRegisterRd, input MEMWBRegWrite, input [4:0] MEMWBRegisterRd, IDEXRegisterRs, IDEXRegisterRt,
2      output reg [1:0] forwardA, forwardB);
3
4      always @(EXMEMRegWrite, EXMEMRegisterRd, MEMWBRegWrite, MEMWBRegisterRd, IDEXRegisterRs, IDEXRegisterRt) begin
5          {forwardA, forwardB} = 4'b0000;
6          if (EXMEMRegWrite && (EXMEMRegisterRd != 0) && (EXMEMRegisterRd == IDEXRegisterRs))
7              forwardA = 2'b10;
8          else if (MEMWBRegWrite && (MEMWBRegisterRd != 0) && (MEMWBRegisterRd == IDEXRegisterRs))
9              forwardA = 2'b01;
10         else
11             forwardA = 2'b00;
12
13         if (EXMEMRegWrite && (EXMEMRegisterRd != 0) && (EXMEMRegisterRd == IDEXRegisterRt))
14             forwardB = 2'b10;
15         else if (MEMWBRegWrite && (MEMWBRegisterRd != 0) && (MEMWBRegisterRd == IDEXRegisterRt))
16             forwardB = 2'b01;
17         else
18             forwardB = 2'b00;
19     end
20 endmodule

```