

A Unified Microrobotic Visual-Perception Processor with 62.2-FPS/mm² and 103-uJ/Frame Navigation in 28nm

Shuyuan Zhang¹, Yujin Wang¹, Yifan He¹, Yuchen Su³,
Huazhong Yang^{1,2}, Yongpan Liu^{1,2}, Hongyang Jia^{1,2}

¹Department of Electronic Engineering, Tsinghua University, Beijing

²BNRist, Tsinghua University, Beijing


³Xingjian College, Tsinghua University, Beijing






- **Introduction**
- **Challenges of Unified Visual Perception Processor (VPP)**
- **Proposed VPP with Unified Inference and Localization**
 - Architectural overview
 - Reconfigurable PE array for efficient fusion of MVM and linear solver
 - Unified dataflow with VLIW-style ISA for local buffer reduction
 - Flexible data mapping with a multi-granularity operand buffer
- **Measurement Results**
- **Conclusion**


- **Introduction**
- **Challenges of Unified Visual Perception Processor (VPP)**
- **Proposed VPP with Unified Inference and Localization**
 - Architectural overview
 - Reconfigurable PE array for efficient fusion of MVM and linear solver
 - Unified dataflow with VLIW-style ISA for local buffer reduction
 - Flexible data mapping with a multi-granularity operand buffer
- **Measurement Results**
- **Conclusion**

- Autonomous robots in aerial photography, package delivery and rescue...




- Typical autonomous system in robots






¹ From <https://nicsefc.ee.tsinghua.edu.cn/projects/neural-network-accelerator.html>. ² From [J. B. Quinn, JES'18] w/ 50% energy for computation


Require highly energy/area-efficient processors



Introduces significant computation: NN inference & Localization




[A. Suleiman, JSSC'19]
Pioneer work on energy-efficient visual-inertial **odometry** w/ specific data sparsity



[G. Park, ISSCC'24]

ASIC design for advanced NN-based **localization** algorithm to achieve higher accuracy




[S. D. Spetalnick, ISSCC'24]


ASIC design for bristle robots' surveillance w/ matrix units and **an independent localization block**

Prior VP processor (VPP) works: specific algorithm or separate hardware

Computation ratio & thru. degradation in diverse tasks




Data from [B. Boroujerdian, TOCS'22]




VPP should support flexible function switching

Merging **two separate** computation nodes into **one**



Target: system-level performance in diverse robotics tasks

- Architecture level: VLIW-style ISA & unified dataflow
- Array level: reconfigurable PE array
- Logic level: rearranged buffers & logic-shared adder tree





This work features an architecture-to-logic hardware fusion for unified VPP

- Introduction
- **Challenges of Unified Visual Perception Processor (VPP)**
- **Proposed VPP with Unified Inference and Localization**
 - Architectural overview
 - Reconfigurable PE array for efficient fusion of MVM and linear solver
 - Unified dataflow with VLIW-style ISA for local buffer reduction
 - Flexible data mapping with a multi-granularity operand buffer
- **Measurement Results**
- **Conclusion**


Matrix-vector-multiplication (MVM)

$$\begin{bmatrix} y_1 \\ \vdots \\ y_M \end{bmatrix} = \begin{bmatrix} w_{1,1} & \cdots & w_{1,N} \\ \vdots & \ddots & \vdots \\ w_{M,1} & \cdots & w_{M,N} \end{bmatrix} \begin{bmatrix} x_1 \\ \vdots \\ x_M \end{bmatrix}$$




NN Inference can be accelerated by adder tree


Cholesky decomp. in localization back-end



$$H \rightarrow LL^T$$





FP32 / Double



Solution: reconfigurable PE array & triangular-stationary scheme



On-chip memory utilization



Solution: VLIW-style ISA & merged post-processing datapath


Challenge 3: diverse granularity

- Drastically different parallelisms for MVM-based operators
- High utilization requires high memory bandwidth




Solution: flexible data mapping with a multi-granularity operand buffer

- Introduction
- Challenges of Unified Visual Perception Processor (VPP)
- **Proposed VPP with Unified Inference and Localization**
 - Architectural overview
 - Reconfigurable PE array for efficient fusion of MVM and linear solver
 - Unified dataflow with VLIW-style ISA for local buffer reduction
 - Flexible data mapping with a multi-granularity operand buffer
- Measurement Results
- Conclusion




- A reconfigurable matrix-multiply-decompose array (ReMMDA) for fast Cholesky decomposition with 32x reconfigurable vector engines (RVEs)
- A unified interconnect fabrics (UIF) reduces local SRAM with a merged post-processing datapath (MPPD) & a VLIW-style ISA
- A multi-granularity operand buffer (MGOB) performs flexible data reuse



ReMMDA is inherently configured as a 16x32 MAC array in BF16

8x32 SPE array



SPE can perform in-situ updating w/ 2D-broadcast & stage registers

$$H = \begin{bmatrix} l_{11}^2 & h_{12} = h_{21} & \cdots & h_{1n} = h_{n1} \\ l_{11}l_{21} & l_{21}l_{21} + l_{22}^2 & \cdots & h_{2n} = h_{n2} \\ \vdots & \vdots & \ddots & \vdots \\ l_{11}l_{n1} & l_{n1}l_{21} + l_{22}l_{n2} & \cdots & \sum l_{ni}^2 \end{bmatrix}$$




ReMMDA




$$L = \begin{bmatrix} l_{11} & 0 & \cdots & 0 \\ l_{21} & l_{22} & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots \\ l_{n1} & l_{n2} & \cdots & l_{nn} \end{bmatrix}$$

Step 0. load the H


Triangular-stationary scheme



Triangular-stationary scheme




Triangular-stationary scheme




Step 3. update each SPE

Step 4. return to **Step 1**



[A. Suleiman, JSSC'19] This work




The programmable MPPD converges the remaining computational paths




32b VLIW-style Instruction Breakdown

Segment.	31: 24	23: 18	17: 9	8: 4	3: 0
Part	Control	ReMMDA	MPPD	Unified Mem.	Accu. Buf.
Opcode	1b	3b	7b	3b	2b
&Src.RF		1b	1b	1b	1b
&Dest.RF		2b	1b	1b	1b
Imm.	7b				


Example: feature detection



Both NN infer. & local. can be executed by a unified 5-stage computation flow




Reconfiguration of MGOB for fine-grained MVMs





A few register line in MGOB will be arranged as a group of shift-register

1. Pre-fill the MGOB




2. Vectorize data in MGOB and compute







Logic sharing reduces the area of RVEs

- Introduction
- Challenges of Unified Visual Perception Processor (VPP)
- Proposed VPP with Unified Inference and Localization
 - Architectural overview
 - Reconfigurable PE array for efficient fusion of MVM and linear solver
 - Unified dataflow with VLIW-style ISA for local buffer reduction
 - Flexible data mapping with a multi-granularity operand buffer
- **Measurement Results**
- Conclusion




**Includes control operations running on a zero-riscy CPU [P. D. Schiavone, PATOMS'17] @800MHz (1V, ~14.5pJ/cycle) implemented on another 28nm chip w/o parallelism.*

Chip Summary	
Technology	28nm
Chip Area	3.425mm ²
On-chip SRAM	532kB
Supply Voltage	0.6-1.2V
Frequency	150-650MHz
Power	24-560mW
Supported Navigation Tasks	Visual localization & NN inference
Best System * Throughput Density	90.9FPS/mm ²
Best System Energy Efficiency	103uJ/frame



Voltage scaling for CONV-BN layer*




Energy breakdown @0.9V, 250MHz (pJ/OP)*

Unified mem.	0.042	MGOB	0.015
ReMMDA	0.062	Accu. Buf.	0.028
MPPD	0.024	other	0.022


Accuracy evaluation results

Model	YOLOv3-tiny	Dataset	COCO2014
mAP50 (official FP32)	36.1%	mAP50 (Ours INT8)	35.8%
Highest Throughput	219fps, 560mW @1.2V, 650MHz	Best Efficiency	33fps, 18.6mW @0.6V, 100MHz


*Measured with 50% weight sparsity & 80% input activation sparsity, and weights are loaded into the array every 128 cycles.



Feature detection



Trajectory evaluated on EuRoC MH_02




Related Trajectory Error on EuRoC

Room #	This Work	Intel i7-12700K
MH_01	0.166%	0.159%
MH_02	0.121%	0.114%
MH_03	0.071%	0.101%
MH_04	0.147%	0.138%
MH_05	0.146%	0.142%
Average	0.147%	0.145%


* @0.6V, 150MHz

**Zero-riscy [P. D. Schiavone, PATOMS'17] implemented on another chip in 28nm (~14.5pJ/cycle, @800MHz, 1.0V) for control flow

Latency Breakdown



Energy Breakdown



Comparison to state-of-the-art


		Suleiman JSSC'19	Zimmer JSSC'20	Zhang VLSI'22	Park ISSCC'24	Spetalnick ISSCC'24	This Work
Basic Info	Technology	65nm	16nm	22nm	28nm	40nm	28nm
	Chip/Core Area (mm ²)	20/16.07	6/3.1	8.76/5.89	20.25/18.49	20.25/18.5	3.425/2.1
	On-chip Memory	854kB SRAM	640kB SRAM	1428kB SRAM & 2MB MRAM	1348kB SRAM	760kB SRAM & 5MB RRAM	532kB SRAM
	Frequency (MHz)	62.5/83.3	161-2001	0.059-190	50-200	80-210	150-650
	Supply Voltage (V)	1.0	0.41-1.2	0.5-1.0	0.7-0.9	0.8-1.1	0.6-1.2
	Power (mW)	24	30-4160	0.468-158	303.5	0.11-609.3	24-560¹
Local.	Tracking Rate (FPS)	171 (752x480)	Not Supported	217 (640x480)	52.6 (640x480)	-	235-302² (752x480)
	Lat. of 300x300 Cholesky (ms)	6.7 w/ sparsity		Not Supported	-	-	0.21-1.36 w/o sparsity
NN Infer.	Data Format	Not Supported	INT8	INT8, INT16	FP16	INT8	INT8, FP8, BF16
	Peak Thru. (GOPS)		4.01k	511 INT8	1330	268.8	307-1331 INT8
	Area Eff. (GOPS/mm ²)		1.29k	86.7 INT8	71.9	14.58	146-633 INT8
	Energy Eff. (TOPS/W)		9.52	12.1 INT8	3.24	0.84	3.71-15.9³ INT8

¹ 24mW is measured for feature detection @0.6V, 150MHz, the power of NN inference is 28.7mW @0.6V, 150MHz.

² Includes control operations running on a zero-riscy CPU @800MHz (1V, ~14.5pJ/cycle) implemented on another 28nm chip.

³ With 50% weight sparsity & 80% input activation sparsity @0.6V, 100MHz, and weights are loaded into the array every 128 cycles.

Effective Visual-Perception Density = Throughput / System Area



—■— This work

—■— Suleiman JSSC'19 + Zimmer JSSC'20

Task	Local.	NN Infer.
Scanning	✓	✗
Navigation	✓	Dronet
Search & Rescue	✓	Dronet + YoLov3-tiny
Only infer.	✗	YoLov3-tiny

- Introduction
- Challenges of Unified Visual Perception Processor (VPP)
- Proposed VPP with Unified Inference and Localization
 - Architectural overview
 - Reconfigurable PE array for efficient fusion of MVM and linear solver
 - Unified dataflow with VLIW-style ISA for local buffer reduction
 - Flexible data mapping with a multi-granularity operand buffer
- Measurement Results
- Conclusion

- **Energy and area constraints of microrobotic visual perception (VP)**
- **Heterogeneous parts in VP: localization and neural-network inference**
- **Separate hardware suffers from application diversity**
 - Mismatch between dynamic computation ratio and fixed supply
- **Merge two separate accelerators of VP into a unified processor**
 - Array-level fusion: reconfigurability & optimized scheme
 - Architecture-level fusion: unified dataflow & VLIW-style ISA
 - Logic-level fusion: flexible data mapping & logic sharing
- **Unified visual-perception processor in 28nm demonstrates efficient navigation with exceeding system performance**

This work was partially supported by the NSFC Grant 62374101.

Thanks for your attention!