Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name:	Marks: /10	Date:
USN:	Signature of the	Faculty:

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students:

List out the steps	in designing ALU		

Activity V

- 1) List out the steps in designing ALV.
 - 1. Add the two int pin. Name them A & B.
 - 2. Add or, and, X-or, nor gates and a 1-bit adder
 - 3. correct the A's and B's of all the gates to their superties pins.
 - 4. Add an output pin and name it result
 - 5. Add a 1-bit multiplecer with 3 select bits
 - 6. connect output of all the gates to the nuc.
 - 7. Cornect 3-bit input pin to max
 - 8. Add input pin to Cin and original pin to Cont
 - 9. Add an XOR gate connect its output to Cout. The first input must be corrected to 8 and the second to another input pin sub.
 - 10. Add another input and name it less, connect it to nuc.
 11. Add an output pin and name it get, connect it to
 the output of adder unit.





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Marks: /10

Signature of the Faculty:

Date:

Activity VI: Designing memory system using Logisim simulator.

	Objective: To simulate the writing operation on memory.	
	Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag. Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.	
	Activity to be performed by students	
L	ist out the steps in designing memory system	


Observations and Snapshots:

Name:

USN:

L'est out the steps is designing memory system.

- 1. Add a RAM with screete load and store selected.
- E. Add a counter and cornect a to A of the RAM.
- 3. Add a controller buffer and connect its orutrut to the RAM.
- 4. Add a clock and connect to the engut of the buffer.
- 5. Add a TTY with 32 rows and columns. Make the convections with RAM.
- 6. Add a 7 bet random number generator, connect Q to D
- 7. Add another controlled buffer, connect et to TTY.
 Also add an injut pin to the buffer.
- 8. correct the output of the second buffer to the courter.
- 9. Connect the button to the counter.



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name:	Marks: /10 Date:
USN:	Signature of the Faculty:

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students: With diagram demonstrate the execution of the following instructions using pipelining technique. Iw \$10,20(\$1) sub \$11, 42, \$3 add \$12, \$3, \$4 Iw \$13, 24(\$1)
add \$14, \$5, \$6
Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.
Observations and Shapshors. Take the shap shot of CPO statistics and pipeline design.

	Activity VII With digram demonstrate the execution of the following is using pinelining technique. low \$10,20(\$1) sub \$11, 42,\$3 add \$12,\$3,\$4 low \$13,24(\$1) add \$14,\$5,\$6	ytrution
Time is chark explas	LCI CC2 CC3 CC4 CC5 CC6 CC7 CC8 CC9 Institution Institute Acess back Institutes Evention Date Write back [\$1 Institutes Evention Date Write Acess back [\$4 Institutes Evention Date Write Acess back [\$4 Institutes Evention Date Write Acess back [\$5,\$6 Institutes Evention Date Write Acess back Institute Acess back Institu	
Pregram Time in	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

