


Octal D-Type Flip-Flop with Reset

CY273 v1.0

Features

- Common synchronous clock
- Common asynchronous reset
- 8 positive edge triggered D-type flip-flops
- Simple to deconstruct



General Description

This flip-flop is based on the 74HC273. It has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common clock (clk) and master reset (MRn) inputs load and reset (clear) all flip-flops simultaneously. All outputs are forced LOW independently of clock or data inputs by an active LOW to the MRn input.

This component was built as a teaching tool. This classic component's operation is well understood and this datasheet's function is to help understand how the component was built through its deconstruction.

Pin Description


Pin	Type	Function
D[7:0]	inputs	data inputs
MRn	input	master reset input (active low)
clk	input	clock input
Q[7:0]	outputs	flip-flop outputs

Function Table

Operating Modes	Inputs			Outputs
	MRn	clk	Dx	Qx
reset	0	x	x	0
load	1	↑	0	0
	1	↑	1	1

Deconstructing the Component

This component is a good example of how to continuously route parallel data into the ALU and out of the A0/A1 registers. Below is simplified block diagram of the parallel in/out interface to a datapath.



The parallel out (PO) interface is always available and connects to either A0 or A1. The parallel in (PI) interface must be routed into the left input of the ALU (ASRC). If the PI_SEL bit (CFG15.7) is set, the PI is the permanent input to ASRC.

For this counter there are two different operations.

- Reset
- Load

While the reset operation will be handled with datapath reset circuitry, the load operation needs to be implemented with a datapath instruction.

Using PSoC Creator, open the CY273 example project to see the project schematic (*TopDesign.cysch*). It has a CY273 component connected to input switches, output LEDs, and a clock.

In the Workspace Explorer, click the **Components** tab. Then, right-click on the project and select **Import Component**. Navigate to where the CYCC_SimpleComponentLibrary project is, and select the CYCC_CY273_v1_0 component. Click **OK** and the following files are shown for the component:

- Symbol file (cysym)
- Datasheet (pdf)
- Verilog File (v)

Open the symbol file to find a symbol with three inputs and one output. It looks like the symbol shown on the first page. There are no additional symbol parameters.

Open the Verilog file and notice that at lines 31 – 34, these definitions were passed to this Verilog file when it was created. The first 25 lines of this header list register usage and the datapath instruction definitions.

There is a need for intermediate signals and this is handled in lines 38 - 39. What follows is the datapath module definition. It was created and inserted by the Datapath Configuration Tool. This information is backward compatible so opening up the Datapath Configuration Tool for this Verilog file results in the following.

The screenshot shows the 'Datapath Configuration Tool' window. The configuration is set to 'OctalD'. The tool displays several configuration tables:

- CFGGRAM:** A table with 13 columns: Reset, Reg, Binary Value, FUNC, SRCA, SRCB, SHIFT, A0 WR SRC, A1 WR SRC, CFB EN, CI SEL, SI SEL, CMP SEL, and Comment. It lists configurations for registers Reg0 through Reg7.
- CFG9:** A table with 11 columns: Reset, AMASK Value, A [7], A [6], A [5], A [4], A [3], A [2], A [1], A [0], and Unused. It shows a configuration for Reset FF.
- CFG11-10:** A table with 17 columns: Reset, CMASK1 Value, CMASK0 Value, C1 [7], C1 [6], C1 [5], C1 [4], C1 [3], C1 [2], C1 [1], C1 [0], C0 [7], C0 [6], C0 [5], C0 [4], C0 [3], C0 [2], C0 [1], C0 [0], and Comment. It shows a configuration for Reset FF.
- CFG13-12:** A table with 12 columns: Reset, Binary Value, CMP SELB, CMP SELA, CI SELB, CI SELA, CMASK1 EN, CMASK0 EN, A MSK EN, DEF SI, SI SELB, SI SELA, and Comment. It shows a configuration for Reset 00000000.
- CFG15-14:** A table with 14 columns: Reset, Binary Value, PI SEL, SHIFT SEL, PI DYN, MSB SI, F1 INSEL, F0 INSEL, MSB EN, MSB SEL, CHAIN CMSB, CHAIN FB, CHAIN 1, CHAIN 0, and Comment. The 'PI SEL' cell is circled in red, showing a value of 'PIN'.
- CFG17-16:** A table with 14 columns: Reset, Binary Value, Unused [15:13], ADD SYNC, Unused [11:10], F1 DYN, F0 DYN, F1 CK INV, F0 CK INV, FIFO FAST, FIFO CAP, FIFO EDGE, FIFO ASYNC, EXT CRCPRS, WRK16 CONCAT, and Comment. It shows a configuration for Reset 00000000.

Note that there is only a single instruction and it requires parallel data input. The PI_SEL bit has been enabled so the parallel input is the permanent ASRC input to the ALU.

For the load instructions the parallel input is passed through the ALU and placed in A0.

When saved, this tool inserts the updated configuration data back into the Verilog file along with an instance of the datapath interface. Just pass the correct signals in to and out of it and you are done.

This counter parameter list may look ominous but only a few parameters have to be entered as shown below.

```
/* input          */ .reset(reset), // Connect reset signal to datapath
/* input          */ .clk(clk), // Connect clock to datapath
/* input [02:00]   */ .cs_addr(3'b0), // Only the first (reg0) is used
/* input [07:00]   */ .pi(D[7:0]), // Connect parallel input to datapath
/* output [07:00]  */ .po(Q[7:0]) // Connect dathpaath to parallel output
```

These parameters do the following:

- Connect a reset signal to the datapath reset circuitry
- Connect a clock signal to the datapath clock circuitry
- Allows only a single instruction to be continuously processed
- Connect the parallel input to the datapath PI
- Connect the datapath PO to the parallel output

Support

PSoC Creator Community Components are developed and supported by the Cypress Developer Community. Go to www.cypress.com/CommunityComponents to discuss this and other Community Components.

© Cypress Semiconductor Corporation, 2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control, or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

This work is licensed under a Creative Commons Attribution 3.0 Unported License.

http://creativecommons.org/licenses/by/3.0/deed.en_US

You are free to:

- Share — to copy, distribute and transmit the work
- Remix — to adapt the work
- Make commercial use of the work