


8-Bit Accumulator with Carry In and Out

CY293A v1.0

Features

- Common synchronous clock
- Synchronous load or accumulator control with single pin
- Asynchronous reset
- Simple to deconstruct



General Description

This counter is based on the 74HC293 4-bit binary counter. However it has been converted to an 8-bit accumulator. The load enable input (LnA) is used to either load the data to the accumulator or to allow the component to accumulate. If LnA is held HIGH, this component functions as an accumulator only, and it must be initialized with an asynchronous master reset (MR). Carry in (CI) and carry out (CO) sections of these accumulators to be combined from wider data lengths.

This component was built as a teaching tool. This classic component's operation is well understood and this datasheet's function is to help understand how the component was built through its deconstruction.

Pin Description

In	Type	Function
D[7:0]	inputs	data inputs
CI	input	carry input
LnA	input	load enable (active low)
MR	input	master reset
Clk	input	clock input
Q[7:0]	outputs	accumulator outputs
CO	output	carry output

Function Table

Operating Modes	Inputs			Outputs	
	MR	clk	LnA	Q	CO
reset	1	x	x	0	0
load	1	↑	0	D	0
accumulate	1	↑	1	$\text{mod}(256, Q+D+CI)$	$256 \leq Q+D+CI$

Deconstructing the Component

All the datapath instructions used for this component have the parallel interface as the permanent input path for the left side of the ALU (ASRC). If you do not understand how this is done then first review the CY273 component.

For this counter there are three different operations.

- Reset
- Load
- Accumulate

While the reset operation will be handled with datapath reset circuitry, the other two operations need to be implemented with datapath instructions.

Using Creator, open the CY293A example project to see the project schematic (*TopDesign.cysch*). It has a CY293A component connected to input switches, output LEDs, and a clock.

In the Workspace Explorer, click the **Components** tab. Then, right-click on the project and select **Import Component**. Navigate to where the CYCC_SimpleComponentLibrary project is, and select the CYCC_CY293A_v1_0 component. Click **OK** and the following files are shown for the component:

- Symbol file (cysym)
- Datasheet (pdf)
- Verilog File (v)

Open the symbol file to find a symbol with five inputs and two outputs. It looks like the symbol shown on the first page. There are no additional symbol parameters.

Open the Verilog file and notice that at lines 25 – 31, these definitions were passed to this Verilog file when it was created. The first 19 lines of this header list register usage and the datapath instruction definitions.

No intermediate signals are required. What follows is the datapath module definition. It was created and inserted by the Datapath Configuration Tool. This information is backward compatible so opening up the datapath configuration tool for this Verilog file results in the following.

Configuration: Accumulator

CFGGRAM

Reset	Reg	Binary Value	FUNC	SRC A	SRC B	SHIFT	A0 WR SRC	A1 WR SRC	CFB EN	CI SEL	SI SEL	CMP SEL	Comment
	Reg0	00000000 01000000	PASS	A0	D0	PASS	ALU	NONE	DSBL	CFGA	CFGA	CFGA	load (A0 = pi)
	Reg1	01101000 01000000	ADD	A0	A0	PASS	ALU	NONE	DSBL	CFGA	CFGA	CFGA	Accumulate (A0 = A0 + pi + ci)
	Reg2	00000000 00000000	PASS	A0	D0	PASS	NONE	NONE	DSBL	CFGA	CFGA	CFGA	Idle
	Reg3	00000000 00000000	PASS	A0	D0	PASS	NONE	NONE	DSBL	CFGA	CFGA	CFGA	Idle
	Reg4	00000000 00000000	PASS	A0	D0	PASS	NONE	NONE	DSBL	CFGA	CFGA	CFGA	Idle
	Reg5	00000000 00000000	PASS	A0	D0	PASS	NONE	NONE	DSBL	CFGA	CFGA	CFGA	Idle
	Reg6	00000000 00000000	PASS	A0	D0	PASS	NONE	NONE	DSBL	CFGA	CFGA	CFGA	Idle
	Reg7	00000000 00000000	PASS	A0	D0	PASS	NONE	NONE	DSBL	CFGA	CFGA	CFGA	Idle

CFG9

Reset	AMASK Value	A [7]	A [6]	A [5]	A [4]	A [3]	A [2]	A [1]	A [0]	Unused	Comment
	FF	1	1	1	1	1	1	1	1	00000000	

CFG11-10

Reset	CMASK1 Value	CMASK0 Value	C1 [7]	C1 [6]	C1 [5]	C1 [4]	C1 [3]	C1 [2]	C1 [1]	C1 [0]	C0 [7]	C0 [6]	C0 [5]	C0 [4]	C0 [3]	C0 [2]	C0 [1]	C0 [0]	Comment
	FF	FF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

CFG13-12

Reset	Binary Value	CMP SELB	CMP SELA	CI SELB	CI SELA	CMASK1 EN	CMASK0 EN	A MSK EN	DEF SI	SI SELB	SI SELA	Comment
	00001010 00000000	A1_D1	A1_D1	ROUTE	ROUTE	DSBL	DSBL	DSBL	DEF_0	DEFSI	DEFSI	

CFG15-14

Reset	Binary Value	PI SEL	SHIFT SEL	PI DYN	MSB SI	F1 INSEL	F0 INSEL	MSB EN	MSB SEL	CHAIN CMB	CHAIN FB	CHAIN 1	CHAIN 0	Comment
	10000000 00000000	PIN	SL			BUS	BUS	DSBL	BIT0	NOCHN	NOCHN	NOCHN	NOCHN	

CFG17-16

Reset	Binary Value	Unused [15:13]	ADD SYNC	Unused [11:10]	F1 DYN	F0 DYN	F1 CK INV	F0 CK INV	FIFO FAST	FIFO CAP	FIFO EDGE	FIFO ASYNC	EXT CRCPRS	WRK16 CONCAT	Comment
	00000000 00000000	000		00					DP	AX	LEVEL	SYNC	DSBL	DSBL	

Note that there are only two instructions and both require parallel data input. The PI_SEL bit has been enabled so the parallel input is the permanent ASRC input to the ALU.

- For the load instructions the parallel input is passed through the ALU and stored into A0.
- For the accumulate the parallel input is added to A0 and placed back in A0. The CI_SELA flag is set from the carry input to be routed to the ALU.

When saved, this tool inserts the updated configuration data back into the Verilog file along with an instance of the datapath interface. Just pass the correct signals in to and out of it and you are done.

This counter parameter list may look ominous but only a few parameters have to be entered as shown below.

```
/* input          */ /* .reset(MR),           // Connect to datapath reset
/* input          */ /* .clk(clk),           // Connect to datapath clock
/* input [02:00]  */ /* .cs_addr({2'b00, LnA}), // Logic for instructions
/* input          */ /* .route_si(1'b0),
/* input          */ /* .route_ci(CI),        // Connect the carry in
/* output         */ /* .co_msb(CO),         // Connect to carry out
/* input [07:00]  */ /* .pi(D[7:0]),        // Connect parallel input to datapath
/* output [07:00] */ /* .po(Q[7:0])        // Connect datapath to parallel output
```

These parameters do the following:

- Connect a reset signal to the datapath reset circuitry
- Connect a clock signal to the datapath clock circuitry
- Controls which two instructions are performed
- Connects CI input to datapath
- Connects datapath to CO output
- Connect the parallel input to the datapath PI
- Connect the datapath PO to the parallel output

Support

PSoC Creator Community Components are developed and supported by the Cypress Developer Community. Go to www.cypress.com/CommunityComponents to discuss this and other Community Components.

© Cypress Semiconductor Corporation, 2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control, or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

This work is licensed under a Creative Commons Attribution 3.0 Unported License.

http://creativecommons.org/licenses/by/3.0/deed.en_US

You are free to:

- Share — to copy, distribute and transmit the work
- Remix — to adapt the work
- Make commercial use of the work