COMP3222/9222 Digital Circuits & Systems


5. Flip-flops, Registers, Counters

Objectives

- Learn about logic circuits that store information
 - Flip-flops that store a single bit
 - Registers that store multiple bits
 - Shift registers that shift the contents of the register
 - Counters of various types
- VHDL constructs used to implement storage elements

Why we need circuits with memory


 Consider an alarm system that is required to remain activated when triggered, even when the cause for triggering has ceased



 Here, the Reset signal is intended to provide a means of switching off the alarm

How do we create a memory element?


- Use feedback to "trap" a value
- Consider a simple cyclic circuit comprising two inverters




- The circuit has two stable states
- But there is no way of changing from one state to the other


A controlled memory element

0 = preserve current state






A memory element with NOR gates



_			
	Α	В	A NOR B
	0	0	1
	0	1	0
	1	0	0
	1	1	0

- When both Set and Reset are 0, the state, Q, is preserved
- Set = 1, Reset = $0 \Rightarrow Q = 1$
- Set = D, Reset = $1 \Rightarrow Q = 0$
- Known as a latch


Basic latch using cross-coupled NOR gates



S R	Q_a	Q_b	_
0 0	0/1	1/0	(no change)
0 1	0	1	
1 0	1	0	
1 1	0	0	

(a) Conventional circuit diagram

(b) Characteristic table



(c) Timing diagram


Oscillatory behaviour which settles to a final state that depends upon the relative speed of gates and wires

19T3 COMP3222/9222

L05/S7


Gated SR latch

A control input (Clk) acts to enable state changes



Gated SR latch with NAND gates

- More usual configuration as it uses less transistors
 - Has exactly the same characteristic table
 - Note that S & R inputs are flipped about wrt the outputs



Clk	ន	R	Q(t+1)
0	х	х	Q(t) (no change)
1	0	0	Q(t) (no change)
1	0	1	0
1	1	0	1
1	1	1	x

(b) Characteristic table


Α	В	A NAND B
0	0	1
0	1	1
1	0	1
1	1	0

19T3 COMP3222/9222 Flip-flops

L05/S9


Gated D latch

- Eliminates the illegal input combination S = R = 1
- Useful for storing a data bit




Negative edge-triggered (Master-slave) D flip-flop


 Latches are triggered by the level of the control signal, flip-flops are triggered on control signal transitions




A positive-edge-triggered D flip-flop




Comparison of level-sensitive and edge-triggered D-type storage elements





Recall the specification of implied memory

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY implied IS
   PORT (A, B: IN STD_LOGIC;
          AeqB : OUT STD LOGIC);
END implied;
ARCHITECTURE Behavior OF implied IS
BEGIN
   PROCESS (A, B)
   BEGIN
       IFA = BTHEN
          AeqB \le '1';
       END IF;
   END PROCESS;
END Behavior:
```



Resulting circuit has to remember the value of AeqB when A /= B

Code for a gated D latch

```
LIBRARY ieee:
                                                  Note: the PROCESS describing
USE ieee.std logic 1164.all;
                                                  a latch, while exploiting implicit
                                                  memory, complies with the
FNTITY latch IS
                                                  COMBINATIONAL design rule
    PORT (D, CLK: IN
                              STD LOGIC;
                                                  that all signals that can affect
                              STD_LOGIC);
                     : OUT
             Q
                                                  the output are listed in the
END latch;
                                                  sensitivity list; otherwise (if you
                                                  only list the CLK signal) the
                                                  compiler will think you are
ARCHITECTURE Behavior OF latch IS
                                                  specifying a weird kind of flip-
BEGIN
                                                  flop!
    PROCESS (D, CLK)
                                       t_1
    BEGIN
                                Clk
         IF CLK = '1' THEN
             Q \leq D;
         END IF;
                                 Q
    END PROCESS;
                                                                            Time
END Behavior;
```

Code for a positive edge-triggered D flip-flop


```
The boolean signal attribute
LIBRARY ieee;
                                          'event is true when the signal
                                          transitions from 0\rightarrow 1 or 1\rightarrow 0
USE ieee.std logic 1164.all;
ENTITY flipflop IS
                                                   Notes: (i) SYNCHRONOUS
    PORT (D, CLK: IN
                               STD LOGIC;
                                                   PROCESSes only list the CLK
                                                   signal in the sensitivity list;
                       : OUT STD LOGIC);
                                                   (ii) All assignment statements within
END flipflop;
                                                   a synchronous process should be
                                                   guarded by an IF CLK'event AND
ARCHITECTURE Behavior OF flipflop IS
                                                   CLK='1'... condition;
BEGIN
                                                   (iii) Each signal on the LHS of an
    PROCESS ( CLK )
                                                   assignment statement guarded by
    BEGIN
                                                   an IF CLK'event AND CLK='1'...
        IF CLK'event AND CLK = '1' THEN
                                                   condition is the output of a flip-flop
              Q \leq D:
        END IF:
                           Clock
    END PROCESS:
                              D
END Behavior;
                              Q
```

Equivalent code using a WAIT UNTIL statement

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY flipflop IS
    PORT ( D, Clock : IN STD LOGIC ;
                    :OUT STD LOGIC);
                                                When used for synthesis,
END flipflop;
                                                the WAIT UNTIL
                                                statement must be the
ARCHITECTURE Behavior OF flipflop IS
                                                first in a PROCESS block;
BEGIN
                                                all assignment statements
    PROCESS
                                                that follow infer a flip-flop
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        Q \leq D;
    END PROCESS:
END Behavior:
```


Master-slave D flip-flop with Clear and Preset


- A design may call for a preset value on a FF
- Active low *Preset'* and *Clear'* inputs allow the flip-flop to be set to a given value asynchronously (independently of the *Clock*) – only one of them should be pulled low at a time



How long does the FF stay in the Clear or Preset state?

Positive-edge-triggered D flip-flop with *Clear* and *Preset*






(b) Graphical symbol

Positive-edge-triggered D flip-flop with synchronous *Clear* and *Preset*

 Synchronous clear and preset is best done by gating the D input



D flip-flop with asynchronous reset

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT (D, Resetn, CLK: IN
                                       STD LOGIC;
                               : OUT STD LOGIC);
END flipflop;
                                                    Notes: (i) For a <u>synchronous</u>
                                                    process with an asynchronous
ARCHITECTURE Behavior OF flipflop IS
                                                    reset/set, both the CLK and the
BEGIN
                                                    reset/set signal must be in the
                                                    sensitivity list.
    PROCESS (Resetn, CLK)
                                                    (ii) Only assign a '0'/'1' to the FF
    BEGIN
                                                    output within the reset/set
         IF Resetn = '0' THEN
                                                    condition.
             Q <= '0' :
         ELSIF CLK'EVENT AND CLK = '1' THEN
             Q \leq D;
        END IF;
    END PROCESS:
END Behavior;
```

D flip-flop with synchronous reset

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Resetn, Clock : IN STD_LOGIC ;
                            : OUT STD LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        IF Resetn = '0' THEN
            Q <= '0' :
        FI SE
            Q \leq D:
                                Question: Which other way could you
        END IF;
                                         specify this behaviour?
    END PROCESS:
END Behavior;
```

Flip-flops L05/S22

Code for an eight-bit register with asynchronous reset

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY reg8 IS
    PORT ( D
                           : IN
                                   STD LOGIC VECTOR(7 DOWNTO 0);
           Resetn, Clock : IN
                                   STD LOGIC;
                           : OUT
                                   STD LOGIC VECTOR(7 DOWNTO 0));
            Q
END reg8;
ARCHITECTURE Behavior OF reg8 IS
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
           Q <= "00000000" :
        ELSIF Clock'EVENT AND Clock = '1' THEN
           Q \leq D:
        END IF:
    END PROCESS:
END Behavior;
```


Code for an *n*-bit register with asynchronous clear

```
Parameterized component
LIBRARY ieee;
                                        with default value of 16 for
USE ieee.std logic 1164.all;
                                        the data width parameter N
ENTITY regn IS
    GENERIC ( N : INTEGER := 16 );
                                      STD_LOGIC_VECTOR(N-1 DOWNTO 0);
                             : IN
    PORT (
            Resetn, Clock
                             : IN
                                      STD LOGIC;
                             : OUT
                                      STD LOGIC VECTOR(N-1 DOWNTO 0));
            Q
END regn;
ARCHITECTURE Behavior OF regn IS
BFGIN
                                          Idiom for setting all
    PROCESS (Resetn, Clock)
    BEGIN
                                          bits of a signal to 0s
        IF Resetn = '0' THEN
            Q <= (OTHERS => '0')
        ELSIF Clock'EVENT AND Clock = '1' THEN
            Q \leq D;
        END IF:
    END PROCESS;
END Behavior;
                                  Flip-flops
                                                                     L05/S24
```


8-bit register based on regn component

```
LIBRARY ieee :
USE ieee.std_logic_1164.all;
ENTITY reg8 IS
                              STD_LOGIC_VECTOR(7 DOWNTO 0);
   PORT (D
                       : IN
           Resetn, Clk: IN
                              STD LOGIC:
                              STD_LOGIC_VECTOR(7 DOWNTO 0));
                       : OUT
END reg8;
ARCHITECTURE Structure OF reg8 IS
BEGIN
                                              Assumes regn component
    reg8: regn
       GENERIC MAP ( N => 8 )
                                              declared in the working
       PORT MAP (D, Resetn, Clk, Q);
                                              directory
END Structure:
                                              GENERIC MAP used to
                                              overwrite default parameter
                                              value
```

A simple shift register



Parallel-access shift register



19T3 COMP3222/9222 Flip-flops L05/S27

Behavioural code for a D flip-flop with a 2-to-1 multiplexer on the *D* input

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY muxdff IS
    PORT ( D0, D1, Sel, Clock : IN STD_LOGIC ;
                            : OUT STD LOGIC);
            Q
END muxdff;
ARCHITECTURE Behavior OF muxdff IS
                                                   -- or:
BEGIN
   PROCESS
                                                   -- PROCESS (Clock)
                                                   -- BEGIN
   BEGIN
                                                   -- IF Clock' ... THEN
       WAIT UNTIL Clock'EVENT AND Clock = '1';
                                                   -- IF Sel ...
        IF Sel = '0' THEN
           Q \leq D0:
                                                            etc.
       FLSE
                                                         END IF;
           Q <= D1:
                                                   -- END IF:
        END IF;
    END PROCESS:
END Behavior;
```

Flip-flops L05/S28

Hierarchical code for a four-bit shift register

 <u>Design hierarchies</u> are recursive structures comprised of components, or sub-circuits, whose architectures, at the leaf level, are expressed in terms of their behaviours

```
LIBRARY ieee:
                                                   BUFFER mode allows Q to be
USE ieee.std logic 1164.all;
                                                  used in both IN and OUT modes
ENTITY shift4 IS
                                         STD_LOGIC_VECTOR( 3 DOWNTO 0);
    PORT (
                           : IN
             L, w, Clock
                          : IN
                                         STD LOGIC :
                           : BUFFER
                                         STD LOGIC VECTOR(3 DOWNTO 0));
END shift4;
ARCHITECTURE Structure OF shift4 IS
    COMPONENT muxdff
                                                                         Parallel output
         PORT (D0, D1, Sel, Clock
                                         : IN STD LOGIC;
                                         : OUT STD LOGIC);
    END COMPONENT;
BEGIN
             muxdff PORT MAP (w, R(3), L, Clock, Q(3));
    Stage3:
             muxdff PORT MAP (Q(3), R(2), L, Clock, Q(2));
    Stage2:
    Stage1:
             muxdff PORT MAP (Q(2), R(1), L, Clock, Q(1));
             muxdff PORT MAP (Q(1), R(0), L, Clock, Q(0));
    Stage0:
END Structure:
                                                                                  Clock
                                                          Serial Shift/Load
                                                                      Parallel input
                                     Flip-flops
                                                                           L05/S29
```

Alternative (behavioural) code for a shift register

```
LIBRARY ieee:
    USE ieee.std logic 1164.all;
3
    ENTITY shift4 IS
         PORT (
                                : IN
                                              STD LOGIC VECTOR(3 DOWNTO 0);
5
                                : IN
                                              STD LOGIC;
                  L, w, Clock
6
                                              STD LOGIC VECTOR(3 DOWNTO 0));
                                : BUFFER
    END shift4:
                                                     BUFFER mode allows Q to
    ARCHITECTURE Behavior OF shift4 IS
8
                                                  appear on both the left and right
    BEGIN
                                                     sides of signal assignments
10
         PROCESS
11
         BEGIN
12
             WAIT UNTIL Clock'EVENT AND Clock = '1';
13
             IF L = '1' THEN
14
                  Q \leq R:
                                                                 A WAIT UNTIL
15
             ELSE
                                                                 statement implies all
16
                  Q(0) \le Q(1);
                                                                 signals assigned a
17
                  Q(1) \le Q(2);
                                                                 value inside the
18
                  Q(2) \le Q(3);
                                                                 process have to be
19
                  Q(3) \le w;
                                                                 implemented as the
20
              END IF:
                                                                 output of a flip-flop
21
         END PROCESS:
22
    END Behavior;
                                     Flip-flops
                                                                            L05/S30
```

Identical code, which reverses the ordering of statements 16 – 19 in L05/S30

```
LIBRARY ieee;
    USE ieee.std logic 1164.all;
3
    ENTITY shift4 IS
        PORT (R
                            : IN
                                            STD LOGIC VECTOR(3 DOWNTO 0);
5
                 L, w, Clock : IN
                                            STD LOGIC;
6
                                            STD LOGIC VECTOR(3 DOWNTO 0));
                              : BUFFER
    END shift4:
8
    ARCHITECTURE Behavior OF shift4 IS
9
    BEGIN
10
        PROCESS
11
        BEGIN
             WAIT UNTIL Clock'EVENT AND Clock = '1':
12
13
             IF L = '1' THEN
14
                 Q \leq R:
15
             ELSE
16
                 Q(3) \le w;
                 Q(2) \le Q(3);
17
                                         IMPORTANT:
18
                Q(1) \le Q(2);
                                         Why is the statement order immaterial?
                 Q(0) \le Q(1);
19
20
             END IF;
21
         END PROCESS;
22
    END Behavior;
                                                                        L05/S31
                                    Flip-flops
```

Code for an *n*-bit left-to-right shift register


```
LIBRARY ieee:
   USE ieee.std logic 1164.all;
   ENTITY shiftn IS
3
         GENERIC ( N : INTEGER := 8 );
5
         PORT (
                   R
                                            STD LOGIC VECTOR( N-1 DOWNTO 0);
6
                   L, w, Clock
                                  : IN
                                            STD LOGIC:
                                  : BUFFER STD LOGIC VECTOR( N-1 DOWNTO 0) );
8
    END shiftn;
    ARCHITECTURE Behavior OF shiftn IS
                                                       Just as the FOR GENERATE
10
    BEGIN
                                                       statement is used to generate
11
         PROCESS
                                                       a set of concurrent
12
         BEGIN
13
              WAIT UNTIL Clock'EVENT AND Clock = '1':
                                                       statements, the FOR LOOP
              IF L = '1' THEN
14
                                                       statement is used to generate
15
                  Q \leq R;
                                                       a set of sequential statements
16
              ELSE
                   Genbits: FOR i IN 0 to N-2 LOO
17
18
                        Q(i) \le Q(i+1);
19
                   END LOOP:
20
                  Q(N-1) \le w;
21
              END IF;
22
         END PROCESS;
23
    END Behavior:
```

Flip-flop timing parameters


- Three important parameters that need to be considered in the design of sequential circuits:
 - Propagation delay, t_{cQ} , the time needed for the output of the FF to change after the triggering clock edge has occurred
 - Setup time, t_{su} , the time interval the input needs to be stable for <u>prior to</u> the triggering clock edge, for it to be reliably read
 - Hold time, t_h, the time interval the input needs to be stable for <u>after</u> the triggering clock edge, for it to be reliably read
- The magnitude of these parameters depend upon the design of the flip-flop, the process technology used to implement them, and the source voltage

Propagation delay


 Propagation delay is the time it takes for the new value to emerge from a flip-flop after the triggering edge



t_{cQ} for a gated D latch




Here, t_{cQ} is 2Δ for $0\rightarrow 1$ transitions, but 3Δ for $1\rightarrow 0$ transitions




Setup and hold times


- The designer of the circuit that generates the D signal must ensure setup and hold times are satisfied
- Together, they define a window of time around the triggering clock edge during which D must be stable




 $t_{su} \Rightarrow$ a change in D has to have had time to be seen at the outputs before the negative Clk edge




Recall positive-edge-triggered D flip-flop



t_h for a positive-edge-triggered D flip-flop




T flip-flop




T	Q(t+1)
0	Q(t)
1	$\overline{Q}(t)$

- (b) Characteristic table
- (c) Characteristic equation:

$$\begin{aligned} Q(t+1) &= T.Q'(t) + T'.Q(t) \\ &= T \ XOR \ Q(t) \end{aligned}$$




(d) Graphical symbol




JK flip-flop

Combines the features of an SR flip-flop and a T flip-flop




JK	Q(t+1)
0 0	Q(t)
0 1	0
1 0	1
1 1	$\overline{Q}(t)$




(b) Characteristic table

(c) Graphical symbol


A three-bit up-counter (ripple counter)




Characteristic table



The ripple effect of the triggering edge due to t_{cQ} propagation delays causes glitching from $011 \rightarrow 010 \rightarrow 000 \rightarrow 100$



A three-bit down-counter



Derivation of a synchronous up-counter

(based on T flip-flops triggered by the one clock signal) in which all output bits change at the same time


Clock cycle	$Q_2 Q_1 Q_0$
0 1 2	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
3	0 1 1
4 5	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
6	1 1 0
7 8	1 1 1 0 0 0

$$T_0 = 1$$

 $T_1 = Q_0$
 $T_2 = Q_0Q_1$
 $T_3 = Q_0Q_1Q_2$
...
 $T_n = Q_0Q_1...Q_{n-1}$


A four-bit synchronous up-counter

Need to ensure that the $clock_period \ge t_{cQ}$ + delay of the AND gate chain + t_{su}





19T3 COMP3222/9222 Flip-flops L05/S44

Inclusion of an Enable and asynchronous Clear capability



A four-bit synchronous counter with D FFs






Can you see how you would describe the structure in VHDL?

Behavioural code for a four-bit up-counter with asynchronous clear

```
LIBRARY ieee;
                                    Needed to be able
USE ieee.std logic 1164.all;
                                    to increment Count
USE ieee.std logic unsigned.all;
ENTITY upcount IS
    PORT (
              Clock, Resetn, E: IN
                                            STD LOGIC;
                              : OUT
                                            STD LOGIC VECTOR(3 DOWNTO 0));
END upcount;
ARCHITECTURE Behavior OF upcount IS
     SIGNAL Count: STD LOGIC VECTOR(3 DOWNTO 0);
BEGIN
                                                           Advantages of behavioural
    PROCESS (Clock, Resetn )
                                                           code over structural code for
    BFGIN
                                                           this design?
          IF Resetn = '0' THEN
              Count <= "0000";
          ELSIF (Clock'EVENT AND Clock = '1') THEN
              IF E = '1' THEN
                   Count <= Count + 1;
              FLSE
                                                      While not required
                   Count <= Count ; -
                                                      because of implied
              END IF:
                                                      memory semantics,
          END IF;
                                                      this statement is
     END PROCESS:
     Q <= Count:
                                                      included for clarity
END Behavior;
                                        Flip-flops
                                                                                 L05/S47
```

Starting the count from any value

A counter with parallel-load capability




A four-bit counter with parallel load, using INTEGER signals

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY upcount IS
    PORT (
                             : IN
                                            INTEGER RANGE 0 TO 15:
              Clock, Resetn, L: IN
                                            STD LOGIC;
                                            INTEGER RANGE 0 TO 15);
                             : BUFFER
END upcount;
ARCHITECTURE Behavior OF upcount IS
BEGIN
    PROCESS (Clock, Resetn )
    BEGIN
         IF Resetn = '0' THEN
              Q \le 0:
         ELSIF (Clock'EVENT AND Clock = '1') THEN'
              IF L = '1' THEN
                   Q \leq R:
              ELSE
                   Q \le Q + 1:
              END IF:
         END IF;
    END PROCESS;
END Behavior:
```

Controlling the count range


A modulo-6 counter with synchronous reset




Code for a down-counter

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY downcnt IS
    GENERIC ( modulus : INTEGER := 8 );
    PORT ( Clock, L, E : IN
                                          STD LOGIC;
                           : OUT
                                         INTEGER RANGE 0 TO modulus-1);
END downcnt:
ARCHITECTURE Behavior OF downcnt IS
    SIGNAL Count: INTEGER RANGE 0 TO modulus-1:
BEGIN
    PROCESS
    BEGIN
         WAIT UNTIL (Clock'EVENT AND Clock = '1');
         IF L = '1' THEN
             Count <= modulus-1;
         ELSE
             IF E = '1' THEN
                  Count <= Count-1:
             END IF:
         END IF;
    END PROCESS;
    Q <= Count:
END Behavior;
```


A modulo-6 counter with asynchronous reset



A two-digit BCD counter



Ring counter



Timing analysis of flip-flop circuits

- Usually the maximum clock frequency a circuit can be operated at, F_{max} , needs to be determined
- Whether any hold times are violated also needs to be determined
- Timing parameters of flip-flops were introduced in slides L05/S33 to L05/S38 these include the set-up time $t_{\rm su}$, the hold time $t_{\rm h}$, and the clock-to-Q propagation delay $t_{\rm cQ}$

Timing analysis of a simple flip-flop circuit

- Consider the simple circuit shown, and let's assume that $t_{su} = 0.6$ ns, $t_h = 0.4$ ns, and 0.8 ns $<= t_{cO} <= 1.0$ ns
- Furthermore, assume the delay of a k-input gate is 1 + 0.1k ns
- To calculate T_{min} = 1/F_{max}, we need to determine the longest timing path in the circuit (a.k.a. critical path) that starts and ends at a flip-flop
- Here:


$$T_{min} = max\{t_{cQ}\} + t_{NOT} + t_{su}$$

i.e. $T_{min} = 1.0 + 1.1 + 0.6 = 2.7$ ns
and $F_{max} = 1/T_{min} = 370$ MHz
any faster, and t_{su} would not be
satisfied

- Need to check hold time violations by considering the shortest possible delay from any +ve clock edge to any flip-flop input
- Here:

$$min\{t_{cQ}\} + t_{NOT} = 0.8 + 1.1 = 1.9 \text{ ns}$$

> $t_h = 0.4 \text{ ns}$: no violation



Timing analysis of a 4-bit counter


Assume the same timing parameters as in the previous example; critical path:

$$T_{min} = max\{t_{cQ(Q0)}\} + 3(t_{AND}) + t_{XOR} + t_{su(Q3)}$$

= 1.0 + 3(1.2) + 1.2 + 0.6
= 6.4 ns

 F_{max} = 1/6.4 ns = 156 MHz (this assumes Enable is well behaved; if not, F_{max} may need to be reduced)

Shortest path from clock to D for each FF is $min\{t_{cQ}\} + t_{XOR} = 0.8 + 1.2 = 2.0 \text{ ns} > t_h = 0.4 \text{ ns}$... no hold violations (given Enable is well behaved)




Q: When is it best to (de)assert Enable?

Flip-flops L05/S57


Clock skew

- Clock skew is the spread in time (relative delay) in clock edges arriving at the various synchronous components of a digital circuit
- Mostly, these are caused by wire delays
- FPGAs have special clock distribution networks, which use low-resistance (fat) wiring tracks, buffers that amplify the clock signal, and "balanced" layouts, such as H-trees with the root located at the centre of the chip, to minimize clock skew

Effect of clock skew on F_{max}




Assume $t_{skew} = 1.5ns$ delay on clock pulses arriving at Q3



Delay on path from Q0 to Q3 is then given by

$$t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su} - t_{skew} = 6.4 - 1.5 = 4.9ns$$

since the skew provides additional time before data is loaded into Q3



However, critical path is now from *Q0* to *Q2*, i.e.

$$T_{min} = t_{cQ} + 2(t_{AND}) + t_{XOR} + t_{su}$$

= 1.0 + 2(1.2) + 1.2 + 0.6
= 5.2 ns
 $F_{max} = 192 \text{ MHz}$

Negative clock skew

 A negative clock skew, i.e. clock arriving <u>earlier</u> at Q3 than at Q0 – Q2 would have the opposite effect of lengthening the clock period requirement & <u>reducing</u> <u>clock frequency</u>

Effect of clock skew on hold times

- As positive clock skew has the effect of delaying the loading of data into FF Q3, it has the effect of increasing the hold time requirement of this FF to $t_h + t_{skew}$ for all paths that end at Q3
- The shortest such path is from FF Q2 to Q3 and has delay $t_{cQ} + t_{AND} + t_{XOR} = 0.8 + 1.2 + 1.2 = 3.2 \, ns > t_h + t_{skew} = 1.9 \, ns$: no violation
- But, when $t_{skew} \ge 3.2 t_h = 2.8 \ ns$, then hold time violations will exist and the circuit will not work reliably at any frequency
- Good circuit design therefore aims to minimize, if not eliminate, clock skew