
COMP3222/9222 Digital Circuits & Systems

9. Digital System Design

Objectives

- Apply design techniques to comprehensive digital design problems
 - Consider the datapath components needed, the finite state machines required for their control and their description in VHDL
- Learn how digital systems comprising datapaths and control circuits can be derived from an ASM chart
- Look at a number of practical issues to do with real system inputs and outputs


Digital system



Digital system


- A digital system comprises a *datapath*, which transforms the data as required by a specification, and a *controller* (control unit, control path), which supervises the operation of the datapath by monitoring its status and setting control signals
- The behaviour of both parts is conveniently modelled in an integrated manner using an Algorithmic State Machine (ASM) chart (see later)

Design Example 1 (pp 438-450): A digital system with *k* registers




Recall details for connecting registers to a bus

- Consider two 2-bit registers
 - 3-state (tri-state) buffers used to avoid "tying" outputs together




Control circuit design

- Consider the control required to swap the contents of R1 and R2 using R3 for temporary storage
 - What are the individual register transfers required to effect the swap?
 - Which control signals need to be asserted for each transfer?
 - When & how should the control signals be sequenced?




A shift-register based control circuit

- Swapping the contents of R1 and R2 using R3 for temporary storage
 - Could use one-hot control to enable 3-state buffers and loading of registers
 - Suffers delay of 1 cycle after input w asserted
 - Assumes w is deasserted for at least two clock cycles after the period during which it is asserted



Using multiplexers to implement a bus

- More typical to use MUXes instead of 3-state buffers since programmable devices (such as FPGAs) don't usually have many 3state resources
- Both MUX and 3-state approaches are equally valid



Code for an *n*-bit register with enable *Rin*

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY regn IS
   GENERIC ( N : INTEGER := 8 );
   PORT (R
               : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
           Rin, Clock: IN STD_LOGIC;
                    : OUT STD LOGIC VECTOR(N-1 DOWNTO 0) );
           Q
END regn;
ARCHITECTURE Behavior OF regn IS
BEGIN
   PROCESS
                  IF (rising edge(Clock)) THEN --and place "Clock" in sens. list
   BEGIN
      WAIT UNTIL Clock EVENT AND Clock = '1';
       IF Rin = '1' THEN
           Q \leq R:
       END IF:
   END PROCESS:
END Behavior;
```

Code for an *n*-bit 3-state buffer

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
FNTITY trin IS
   GENERIC ( N : INTEGER := 8 );
   PORT ( X : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
           E: IN STD LOGIC;
           F : OUT STD LOGIC_VECTOR(N-1 DOWNTO 0) );
END trin;
ARCHITECTURE Behavior OF trin IS
BFGIN
   F <= (OTHERS => 'Z') WHEN E = '0' ELSE X;
END Behavior:
```

Code for L-R shift register with reset

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY shiftr IS -- left-to-right shift register with async reset
    GENERIC (K:INTEGER:=4);
    PORT (Resetn, Clock, w: IN STD LOGIC;
                           : BUFFER STD LOGIC VECTOR(1 TO K));
END shiftr;
ARCHITECTURE Behavior OF shiftr IS
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THFN
             Q <= (OTHERS => '0');
         ELSIF Clock'EVENT AND Clock = '1' THEN
           Genbits: FOR i IN K DOWNTO 2 LOOP
             Q(i) \le Q(i-1);
           END LOOP:
           Q(1) \le w;
         END IF;
    END PROCESS;
END Behavior;
```

Package and component declarations

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
PACKAGE components IS
    COMPONENT regn -- register
        GENERIC ( N : INTEGER := 8 );
                  : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
        PORT (R
               Rin, Clock: IN STD LOGIC;
                     : OUT STD LOGIC VECTOR(N-1 DOWNTO 0) );
    END COMPONENT;
    COMPONENT shiftr -- left-to-right shift register with async reset
        GENERIC (K: INTEGER := 4);
        PORT (Resetn, Clock, w: IN STD LOGIC;
                          : BUFFER STD_LOGIC_VECTOR(1 TO K) );
    END component;
    COMPONENT trin -- 3-state buffers
        GENERIC ( N : INTEGER := 8 );
        PORT (X: IN STD LOGIC VECTOR(N-1 DOWNTO 0);
               E: IN STD LOGIC;
               F: OUT STD LOGIC VECTOR(N-1 DOWNTO 0));
    END COMPONENT;
END components;
```


The digital system from L09/S6 $R2_{out}, R3_{in}$ $R1_{out}, R2_{in}$ $R3_{out}, R1_{in}$ used to swap R1 and R2 via R3 LIBRARY ieee: Q(1)Q(2)Q(3)USE ieee.std logic 1164.all; Clock USE work.components.all; **ENTITY** swap IS Reset PORT (Data : IN STD LOGIC VECTOR(7 DOWNTO 0); : IN STD LOGIC; Resetn, w STD LOGIC: Clock, Extern : IN RinExt : IN STD LOGIC VECTOR(1 TO 3); -- allows regs to be externally loaded : BUFFER STD LOGIC VECTOR(7 DOWNTO 0)); BusWires END swap; ARCHITECTURE Structure OF swap IS Data Datapath SIGNAL Rin, Rout, Q: STD LOGIC VECTOR(1 TO 3); SIGNAL R1. R2. R3: STD LOGIC VECTOR(7 DOWNTO 0): Extern **BEGIN** Bus control: shiftr GENERIC MAP (K => 3) Controller PORT MAP (Resetn, Clock, w, Q); $Rin(1) \le RinExt(1) OR Q(3)$; Clock - $Rin(2) \le RinExt(2) OR Q(2)$; R1R2Rk $Rin(3) \le RinExt(3) OR Q(1)$; $Rout(1) \le Q(2) : Rout(2) \le Q(1) ; Rout(3) \le Q(3) ;$ tri ext: trin PORT MAP (Data, Extern, BusWires); $R2_{in}$ $R2_{out}$ $Rk_{in}!$ $(Rk_{out}$ $R1_{in}$ $R1_{out}$ reg1: regn PORT MAP (BusWires, Rin(1), Clock, R1); atapath Controller reg2: regn PORT MAP (BusWires, Rin(2), Clock, R2); reg3: regn PORT MAP (BusWires, Rin(3), Clock, R3); tri1: trin PORT MAP (R1, Rout(1), BusWires); tri2: trin PORT MAP (R2, Rout(2), BusWires); Control circuit Function = tri3: trin PORT MAP (R3, Rout(3), BusWires); END Structure:

Using multiplexers for the same purpose

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
USE work.components.all;
ENTITY swapmux IS
     PORT (Data
                                  STD LOGIC VECTOR(7 DOWNTO 0);
                       : IN
                       : IN
                                  STD LOGIC;
            Resetn. w
                       : IN
            Clock
                                  STD LOGIC;
            RinExt
                       : IN
                                  STD LOGIC VECTOR(1 TO 3):
            BusWires
                       : BUFFER STD LOGIC VECTOR(7 DOWNTO 0));
END swapmux;
ARCHITECTURE Mixed OF swapmux IS
     SIGNAL Rin, Q: STD LOGIC VECTOR(1 TO 3);
     SIGNAL R1, R2, R3: STD LOGIC VECTOR(7 DOWNTO 0);
BEGIN
                                                                                            Bus
     control: shiftr GENERIC MAP (K => 3)
          PORT MAP (Resetn, Clock, w, Q);
     Rin(1) \le RinExt(1) OR Q(3);
                                                                      R2_{in}
                                                                                      ... Rkin
     Rin(2) \le RinExt(2) OR Q(2);
     Rin(3) \le RinExt(3) OR Q(1):
                                                     Clock
     reg1: regn PORT MAP (BusWires, Rin(1), Clock, R1);
                                                          Data
     reg2: regn PORT MAP (BusWires, Rin(2), Clock, R2);
     reg3: regn PORT MAP (BusWires, Rin(3), Clock, R3);
                                                                            Multiplexers
     muxes: WITH Q SELECT
          BusWires <= Data WHEN "000",
                     R2 WHEN "100".
                     R1 WHEN "010",
                     R3 WHEN OTHERS:
END Mixed;
```

19T3 COMP3222/9222


Timing simulation for the code of L09/S13



Response (internal signals)


Code and waveform inputs to generate this waveform are available from the course website

Design Example 2 (pp 450-462): A simple processor




Operations performed by the processor

Operation	Function performed
Load $Rx,Data$	$Rx \leftarrow Data$
Move Rx, Ry	$Rx \leftarrow Ry$
Add Rx, Ry	$Rx \leftarrow Rx + Ry$
Sub Rx, Ry	$Rx \leftarrow Rx - Ry$



L09/S17

Control signals asserted in each operation/time step (during each "micro-instruction")




Data


		Control Signals		
Operation	Function	Time Step 1	Time Step 2	Time Step 3
I ₀ : Load Rx, Data	Rx ← Data			
I_1 : Move Rx, Ry	Rx ← Ry			
I ₂ : Add Rx, Ry	$Rx \leftarrow Rx + Ry$			
I ₃ : Sub Rx, Ry	$Rx \leftarrow Rx - Ry$			

Keeping track of the instruction step

- In Example 1 we used a shift register to keep track of which cycle we were in
- This time, let's use a counter, and decode it to obtain the instruction step
- T₀ ⇒ not currently executing an instruction



In order to simplify derivation of control signals, save the function and decode its fields



Derivation of control equations (1)

- a) Clear instruction counter when Reset or Done or when in T_0 and w not asserted: Clear = $\overline{w}T_0$ + Done + Reset
- b) Load Function Register when w is asserted in T_0 : $FR_{in} = wT_0$
- c) All other control signals are derived from the table on slide L09/S18 depending upon the instruction being executed and the current time step e.g. Extern is only asserted in I_0 (Load) during T_1 i.e. Extern = I_0T_1
- d) Done is asserted at the end of T_1 for Load & Move and at the end of T_3 for Add & Sub: Done = $(I_0 + I_1)T_1 + (I_2 + I_3)T_3$

		Control Signals		
Operation	Function	Time Step 1	Time Step 2	Time Step 3
I ₀ : Load Rx, Data	Rx ← Data	Extern, R _{in} = X, Done		
I ₁ : Move Rx, Ry	Rx ← Ry	R _{in} = X, R _{out} = Y, Done		
I ₂ : Add Rx, Ry	Rx ← Rx + Ry	$R_{out} = X, A_{in}$	$R_{out} = Y, G_{in},$ AddSub = 0	G _{out} , R _{in} = X, Done
I ₃ : Sub Rx, Ry	Rx ← Rx - Ry	$R_{out} = X, A_{in}$	$R_{out} = Y, G_{in},$ AddSub = 1	G_{out} , $R_{in} = X$, $Done$

Derivation of control equations (2)

e)
$$Ain = (I_2 + I_3)T_1$$

 $Gin = (I_2 + I_3)T_2$
 $Gout = (I_2 + I_3)T_3$
 $AddSub = I_3$

		Control Signals		
Operation	Function	Time Step 1	Time Step 2	Time Step 3
I ₀ : Load Rx, Data	Rx ← Data	Extern, R _{in} = X, Done		
I ₁ : Move Rx, Ry	Rx ← Ry	R _{in} = X, R _{out} = Y, Done		
I ₂ : Add Rx, Ry	Rx ← Rx + Ry	$R_{out} = X, A_{in}$	R _{out} = Y, G _{in} , AddSub = 0	G _{out} , R _{in} = X, Done
I ₃ : Sub Rx, Ry	Rx ← Rx - Ry	$R_{out} = X, A_{in}$	R _{out} = Y, G _{in} , AddSub = 1	G _{out} , R _{in} = X, Done

f) $R_0...R_3$ are determined from $X_0...X_3$ or $Y_0...Y_3$.

In the table from L09/S18, Rin = X means the register corresponding to the asserted X value should be loaded. Thus we can derive

$$RO_{in} = (I_0 + I_1)T_1X_0 + (I_2 + I_3)T_3X_0$$
 and

$$RO_{out} = I_1T_1Y_0 + (I_2 + I_3)(T_1X_0 + T_2Y_0)$$

Similar expressions can be derived for $R1_{in}..R3_{in}$ and $R1_{out}..R3_{out}$.

Code for a two-bit up-counter with synchronous reset

```
LIBRARY ieee :
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
ENTITY upcount IS
    PORT ( Clear, Clock : IN STD LOGIC;
                        : BUFFER STD_LOGIC_VECTOR(1 DOWNTO 0));
END upcount;
ARCHITECTURE Behavior OF upcount IS
BEGIN
    upcount: PROCESS (Clock)
    BEGIN
        IF (Clock'EVENT AND Clock = '1') THEN
             IF Clear = '1' THEN
                 Q <= "00" :
             ELSE
                 Q \le Q + '1';
            END IF:
        END IF;
    END PROCESS;
END Behavior:
```

Code for the processor (Part a)

This code is for a 3-state, bus-based processor

```
LIBRARY ieee:
                                                                  BEGIN
                                                                      High <= '1' ;
USE ieee.std logic 1164.all;
USE ieee.std logic signed.all;
                                                                       Clear <= Reset OR Done OR (NOT w AND T(0));
                                                                       counter: upcount PORT MAP ( Clear, Clock, Count );
USE work.subccts.all;
                                                                       decT: dec2to4 PORT MAP ( Count, High, T );
ENTITY proc IS
                                                                       Func \leq F & Rx & Ry;
    PORT ( Data: IN STD LOGIC VECTOR(7 DOWNTO 0);
                                                                       FRin \le w AND T(0);
                                                                       functionreg: regn GENERIC MAP ( N => 6 )
            Reset, w: IN STD LOGIC:
            Clock: IN STD LOGIC;
                                                                                      PORT MAP (Func, FRin, Clock, FuncReg);
            F, Rx, Ry: IN STD LOGIC VECTOR(1 DOWNTO 0);
                                                                       decl: dec2to4 PORT MAP (FuncReg(1 TO 2), High, I);
                                                                       decX: dec2to4 PORT MAP (FuncReg(3 TO 4), High, X);
            Done: BUFFER STD LOGIC:
            BusWires: BUFFER STD LOGIC VECTOR(7 DOWNTO 0)
                                                                       decY: dec2to4 PORT MAP (FuncReg(5 TO 6), High, Y);
END proc;
                                                                       Extern \leq I(0) AND T(1);
ARCHITECTURE Mixed OF proc IS
                                                                       Done \leq ((I(0) OR I(1)) AND T(1)) OR ((I(2) OR I(3)) AND T(3));
    SIGNAL Rin, Rout: STD LOGIC VECTOR(0 TO 3);
                                                                       Ain \le (I(2) OR I(3)) AND T(1);
    SIGNAL Clear, High, AddSub: STD LOGIC;
                                                                       Gin \leq (I(2) OR I(3)) AND T(2);
    SIGNAL Extern, Ain, Gin, Gout, FRin: STD LOGIC:
                                                                       Gout \leq (I(2) OR I(3)) AND T(3);
    SIGNAL Count: STD LOGIC VECTOR(1 DOWNTO 0);
                                                                       AddSub \leq I(3);
    SIGNAL T, I, X, Y: STD LOGIC VECTOR(0 TO 3);
    SIGNAL R0, R1, R2, R3: STD LOGIC VECTOR(7 DOWNTO 0);
                                                                       ... continued in Part b.
    SIGNAL A, Sum, G: STD LOGIC VECTOR(7 DOWNTO 0);
    SIGNAL Func, FuncReg: STD LOGIC VECTOR(1 TO 6);
                                                                       Controller (continued on next page)
```

Code for the processor (Part b)

```
RegCntl:
                                                                       Controller
     FOR k IN 0 TO 3 GENERATE
          Rin(k) \le ((I(0) OR I(1)) AND T(1) AND X(k)) OR
               ((I(2) OR I(3)) AND T(3) AND X(k));
          Rout(k) \le (I(1) AND T(1) AND Y(k)) OR
               ((I(2) \text{ OR } I(3)) \text{ AND } ((T(1) \text{ AND } X(k)) \text{ OR } (T(2) \text{ AND } Y(k))));
     END GENERATE RegCntl;
     tri extern: trin PORT MAP ( Data, Extern, BusWires );
     reg0: regn PORT MAP (BusWires, Rin(0), Clock, R0);
     reg1: regn PORT MAP (BusWires, Rin(1), Clock, R1);
     reg2: regn PORT MAP (BusWires, Rin(2), Clock, R2);
     reg3: regn PORT MAP (BusWires, Rin(3), Clock, R3);
     tri0: trin PORT MAP (R0, Rout(0), BusWires);
     tri1: trin PORT MAP (R1, Rout(1), BusWires);
     tri2: trin PORT MAP (R2, Rout(2), BusWires);
     tri3: trin PORT MAP (R3, Rout(3), BusWires);
     regA: regn PORT MAP (BusWires, Ain, Clock, A);
     alu:
     WITH AddSub SELECT
          Sum <= A + BusWires WHEN '0'.
                  A - BusWires WHEN OTHERS:
     regG: regn PORT MAP (Sum, Gin, Clock, G);
                                                                      Datapath
     triG: trin PORT MAP ( G, Gout, BusWires );
END Mixed:
```

Alternative code for a MUX-based processor (Part a)

- Uses the same entity description as before
- Note that the table from slide L09/S18 is implemented directly

T, I not decoded to simplify CASE selection in controlsignals PROCESS

```
ARCHITECTURE Mixed OF proc IS
    SIGNAL X, Y, Rin, Rout: STD LOGIC VECTOR(0 TO 3);
     SIGNAL Clear, High, AddSub: STD LOGIC;
     SIGNAL Extern, Ain, Gin, Gout, FRin: STD LOGIC:
     SIGNAL Count, T, I: STD LOGIC VECTOR(1 DOWNTO 0);
     SIGNAL R0, R1, R2, R3: STD LOGIC VECTOR(7 DOWNTO 0);
     SIGNAL A, Sum, G: STD LOGIC VECTOR(7 DOWNTO 0);
    SIGNAL Func, FuncReg, Sel: STD LOGIC VECTOR(1 TO 6);
BEGIN
    High <= '1';
    Clear <= Reset OR Done
            OR (NOT w AND NOT T(1) AND NOT T(0));
    counter: upcount PORT MAP ( Clear, Clock, Count );
    T <= Count :
    Func <= F & Rx & Ry;
    FRin <= w AND NOT T(1) AND NOT T(0);
    functionreg: regn GENERIC MAP ( N => 6 )
                    PORT MAP (Func, FRin, Clock, FuncReg);
    I <= FuncReg(1 TO 2);
    decX: dec2to4 PORT MAP ( FuncReg(3 TO 4), High, X );
    decY: dec2to4 PORT MAP (FuncReg(5 TO 6), High, Y);
```

ALL outputs cleared by default at start of PROCESS to avoid risk of implying memory


```
controlsignals: PROCESS (T, I, X, Y)
BEGIN
     Extern <= '0' : Done <= '0' : Ain <= '0' : Gin <= '0' :
     Gout <= '0'; AddSub <= '0'; Rin <= "0000"; Rout <= "0000";
     CASE T IS WHEN "00" => -- no signals asserted in time step T0
     WHEN "01" => -- define signals asserted in time step T1
          CASE I IS
                 WHEN "00" => -- Load
                       Extern <= '1'; Rin <= X; Done <= '1';
                 WHEN "01" => -- Move
                       Rout <= Y : Rin <= X : Done <= '1' :
                 WHEN OTHERS => -- Add, Sub
                       Rout <= X : Ain <= '1' :
          END CASE:
                                                       Controller
  continued in Part b
```

Alternative code for a MUX-based processor (Part *b*)


```
WHEN "10" => -- define signals asserted in time step T2
                                                                      reg0: regn PORT MAP (BusWires, Rin(0), Clock, R0);
           CASE LIS
                                                                      reg1: regn PORT MAP (BusWires, Rin(1), Clock, R1);
                                                                      reg2: regn PORT MAP (BusWires, Rin(2), Clock, R2);
                WHEN "10" => -- Add
                       Rout <= Y : Gin <= '1' :
                                                                      reg3: regn PORT MAP (BusWires, Rin(3), Clock, R3);
                WHEN "11" => -- Sub
                                                                      regA: regn PORT MAP (BusWires, Ain, Clock, A);
                       Rout <= Y : AddSub <= '1' : Gin <= '1' :
                                                                      alu: WITH AddSub SELECT
                WHEN OTHERS => -- Load, Move
                                                                            Sum <= A + BusWires WHEN '0'.
                                                                                    A - BusWires WHEN OTHERS:
           END CASE:
      WHEN OTHERS => -- define signals asserted in time step T3
                                                                      regG: regn PORT MAP (Sum, Gin, Clock, G);
           CASE LIS
                                                                      Sel <= Rout & Gout & Extern;
                                                                      WITH Sel SELECT
                WHEN "00" => -- Load
                WHEN "01" => -- Move
                                                                            BusWires <=
                                                                                           R0 WHEN "100000",
                WHEN OTHERS => -- Add. Sub
                                                                                           R1 WHEN "010000".
                    Gout <= '1'; Rin <= X; Done <= '1';
                                                                                           R2 WHEN "001000",
           END CASE:
                                                                                           R3 WHEN "000100",
      END CASE:
                                                                                           G WHEN "000010",
                                                   Controller
                                                                     Datapath
END PROCESS:
                                                                                           Data WHEN OTHERS;
                                                                 END Mixed;
```

- Both versions have equivalent functionality
- However, the behavioural style used to capture the control signalling in the second version is less prone to error in deriving and coding the control equations


Code and waveform inputs to generate this waveform are available from the course website ignals)




Code and waveform inputs to generate this waveform are available from the course website Stimuli (external signals)




Code and waveform inputs to generate this waveform are available from the course website Stimuli (external signals)




Code and waveform inputs to generate this waveform are available from the course website signals)



Code and waveform inputs to generate this waveform are available from the course website signals)



Code and waveform inputs to generate this waveform are available from the course website Stimuli (external signals)




Mapping the processor to our board

```
library ieee;
use ieee.std_logic_1164.all;
use work.subccts.all:
use work.proc pkg.all;
entity mapproc is
  port (sw: in std logic vector(9 downto 0);
     key: in std_logic_vector(3 downto 0);
     ledg: out std logic vector(7 downto 0);
     ledr: out std_logic_vector(9 downto 0);
     hex0: out std logic vector(0 to 6);
     hex1: out std logic vector(0 to 6);
     hex2: out std logic vector(0 to 6);
     hex3: out std logic vector(0 to 6));
end mapproc;
architecture structural of mapproc is
  signal done, reset, w, clock: std logic;
  signal buswires: std logic vector(3 downto 0);
  signal r0,r1,r2,r3: std logic vector(3 downto 0);
```

```
begin
  reset <= not key(1);
  w \le not key(3);
  clock \le not key(0);
  ledg(7) \le done;
  ledr(3 downto 0) <= buswires;</pre>
  proc0: proc
    generic map (L => 4)
    port map(Data => sw(3 downto 0),
       Reset => reset. w => w.
       Clock => clock.
       F => sw(9 downto 8),
       RX => sw(7 downto 6),
       RY => sw(5 downto 4),
       Done => done, BusWires => buswires,
       R0 => r0. R1 => r1. R2 => r2.
       R3 => r3):
  dig0: seg7 PORT map (r0, hex0);
  dig1: seg7 PORT map (r1, hex1);
  dig2: seg7 PORT map (r2, hex2);
  dig3: seg7 PORT map (r3, hex3);
end structural:
```


Simulating the mapping



Algorithmic state machines


- Algorithmic state machines (ASMs) are a type of flowchart
 - They are used to represent more complex (larger) FSMs that are impractical to represent using state diagrams and state tables
 - They can be used to represent the state transitions and generated outputs for an FSM
- There are three types of elements in ASM charts


Elements used in ASM charts



19T3 COMP3222/9222 Digital System Design L09/S37


ASM chart for the FSM of L06/S10






B&V3, Figure 8.87 L09/S38


ASM chart for the FSM of L06/S23






State diagram for an arbiter

- 3 devices, any of which can request service
- Requests serviced in priority order 1 > 2 > 3
- If two or more devices request simultaneously, the highest request is serviced first
- Service is granted until request deasserted




Alternative style of state diagram for the arbiter



B&V3, Figure 8.73


ASM chart for the arbiter



B&V3, Figure 8.89 19T3 COMP3222/9222 Digital System Design

VHDL code for the arbiter

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY arbiter IS
    PORT (Clock, Resetn: IN
                                   STD LOGIC;
                           : IN
                                   STD LOGIC VECTOR(1 TO 3);
             r
                           : OUT STD LOGIC VECTOR(1 TO 3));
             g
END arbiter;
ARCHITECTURE Behavior OF arbiter IS
                                                                    ... (continued)
    TYPE State type IS (Idle, gnt1, gnt2, gnt3);
                                                              WHEN gnt1 =>
    SIGNAL y : State type;
                                                                   IF r(1) = '1' THEN y \le gnt1;
BEGIN
                                                                   ELSE y \le Idle;
    PROCESS (Resetn, Clock)
                                                                   END IF;
    BEGIN
                                                              WHEN gnt2 =>
         IF Resetn = '0' THEN y <= Idle;
                                                                   IF r(2) = '1' THEN y \le gnt2;
         ELSIF (Clock'EVENT AND Clock = '1') THEN
                                                                   ELSE y \leq Idle;
             CASE y IS
                                                                   END IF:
                   WHEN Idle =>
                                                              WHEN gnt3 =>
                        IF r(1) = '1' THEN y \le gnt1;
                                                                   IF r(3) = '1' THEN y \le gnt3;
                        ELSIF r(2) = '1' THEN y \le gnt2;
                                                                   ELSE y <= Idle;
                        ELSIF r(3) = '1' THEN y \le gnt3;
                                                                   END IF:
                        ELSE y \le Idle;
                                                        END CASE;
                        END IF:
                                                    END IF:
                   ... (continued)
                                               END PROCESS;
                                               g(1) \le '1' \text{ WHEN } y = \text{gnt1 ELSE '0'};
                                               g(2) \le '1' \text{ WHEN } y = \text{gnt2 ELSE '0'};
                                               g(3) \le '1' \text{ WHEN } y = gnt3 \text{ ELSE } '0';
                                           END Behavior;
```



B&V3, Figure 8.74

Design Exercise 1:

Devise a circuit that will count the number of ON bits in a data word

Pseudo-code for a bit counter (popcount)

input: A -- the word whose ON bits are to be counted output: B -- the count of the number of ON bits in A

```
B = 0

while A \neq 0 do

if a_0 = 1 then

B = B + 1

end if


right shift A

end while
```

- 1. What datapath components do we need to perform the computation?
 - 2. How do we control the computation?
 - 3. How do we transfer inputs/outputs?

B&V3, Figure 10.9

ASM chart for the pseudo-code



$$B = 0$$

while $A \neq 0$ do
if $a_0 = 1$ then
 $B = B + 1$
end if
right shift A
end while

Note that the ASM chart describes control and datapath aspects of the system in an integrated way


Note use of a "start" signal, s, to indicate when input is available, and a Done signal to indicate when computation has finished

⇒ handshake protocol used to communicate with the environment or "user" circuit

Take careful note of the state actions – particularly for S2


⇒ since the "Shift right" action is a Moore-like state output, it won't occur until the first active clock edge after S2 has been entered, even if that edge causes transition to S3 L09/S46


Datapath for the ASM chart



B&V3, Figure 10.11

ASM chart for the bit counter control circuit





The ASM chart for the pseudocode is refined according to the FSM reqs.

Note: It is assumed that the circuit "user" loads A by asserting LA before asserting the start signal s, and has not completed reading the counter value (after Done is asserted) until after s is deasserted.

19T3 COMP3222/9222 Digital System Design L09/S48

VHDL code for the bit-counting circuit (Part a)

```
LIBRARY ieee;
                                                      BEGIN
USE ieee.std logic 1164.all;
                                                          FSM transitions: PROCESS (Resetn, Clock)
USE ieee.std logic unsigned.all;
                                                          BEGIN
USE work.components.shiftrne;
                                                               IF Resetn = '0' THEN
                                                                    y \le S1;
ENTITY bitcount IS
                                                               ELSIF (Clock'EVENT AND Clock = '1') THEN
    PORT( Clock, Resetn
                         : IN STD LOGIC;
                                                                    CASE y IS
                          : IN STD LOGIC;
           LA, s
                                                                        WHEN S1 =>
           Data
                          : IN
                                                                             IF s = '0' THEN y \le S1;
               STD LOGIC VECTOR(7 DOWNTO 0);
                                                                             ELSE y \le S2; END IF;
           B
                          : BUFFER
                                                                        WHEN S2 \Rightarrow
                INTEGER RANGE 0 to 8;
                                                                             IF z = '0' THEN y \le S2;
                          : OUT STD LOGIC);
           Done
                                                                             ELSE y \le S3; END IF;
END bitcount;
                                                                        WHEN S3 =>
                                                                             IF s = '1' THEN y \le S3;
ARCHITECTURE Behavior OF bitcount IS
                                                                             ELSE y \le S1; END IF;
    TYPE State type IS (S1, S2, S3);
                                                                 END CASE:
    SIGNAL y : State type;
                                                               END IF;
    SIGNAL A: STD LOGIC VECTOR(7 DOWNTO 0);
                                                           END PROCESS;
    SIGNAL z, EA, LB, EB, low: STD LOGIC;
                                                      ... continued in Part h
                                        Jog₂n
                                LB L
EB Counter
                                                      B&V3, Figure 10.13
                          Shift
                                         log_2n
   19T3 COMP3222/9222
                                           Digital System Design
                                                                                              L09/S49
```


VHDL code for the bit-counting circuit (Part b)

```
-- The datapath circuit is described below
     FSM outputs: PROCESS (y, A(0))
                                                                upcount: PROCESS (Resetn, Clock)
     BEGIN
                                                                BEGIN
         EA \le '0'; LB \le '0'; EB \le '0'; Done \le '0';
                                                                     IF Resetn = '0' THEN
         CASE y IS
                                                                          B \le 0:
               WHEN S1 =>
                                                                     ELSIF (Clock'EVENT AND Clock = '1') THEN
                   LB <= '1'
                                                                          IF LB = '1' THEN
               WHEN S2 \Rightarrow
                                                                               B \le 0:
                   EA <= '1';
                                                                          ELSIF EB = '1' THEN
                   IF A(0) = '1' THEN EB \leq '1';
                                                                               B \le B + 1;
                   END IF;
                                                                          END IF;
               WHEN S3 =>
                                                                     END IF;
                   Done <= '1':
                                                                END PROCESS:
         END CASE;
     END PROCESS;
                                                                low \le '0';
                                                                ShiftA: shiftrne GENERIC MAP (N \Rightarrow 8)
B&V3, Figure 10.13
                                                                     PORT MAP (Data, LA, EA, low, Clock, A);
                                                                z \le '1' \text{ WHEN A} = "000000000" \text{ ELSE '0'};
                                                          END Behavior;
                                                                             Data
                                                                                            . log₂n
                                                                                          Counter
                                                                             Shift
                                                                                              log<sub>2</sub>n
    19T3 COMP3222/9222
```

Digital System Design


L09/S50

Simulation results for the bit-counting circuit



B&V3, Figure 10.14

Practical Issue: Input switch debouncing



(b) Single-pole double-throw switch with a basic SR latch


When an input switch is thrown, it can bounce for up to 10ms and thus give rise to an undesirable sequence of pulses on Data.

- ⇒ One approach to avoiding misreads is to use a latch to trap the switch value.
- ⇒ Another is to wait that period before sampling Data.

Debounce code

```
synchronise: process (clk)
begin
    wait until clk'event and clk = '1';
                                                   -- rising clock edge
    input prev <= input switch;
                                                   -- save the current switch setting
-- The following counter counts time that the inputs have been steady
-- The input signal must be steady for approx. 10 milliseconds
                                                   -- if the switch has bounced
    if input_switch /= input_prev then
          sync_count <= (others => '0');
                                                        reset a counter
    elsif sync count /= x"80000" then
                                                   -- otherwise, count ~10ms worth of clock
          sync count <= sync count + 1;</pre>
                                                        pulses at 50MHz (assumed clock freq.)
    end if:
-- If the full time is reached, update the input signals
    if sync count = x"80000" then
          input value <= input switch;
                                                   -- switch has stopped bouncing
    end if:
end process synchronise;
```

Practical Issue: Asynchronous inputs




When an asynchronous input fails to satisfy setup or hold times, the flip-flop can enter a metastable state (intermediate/indeterminate value) and not recover for an indefinite period of time.

Using a pair of flip-flops in series significantly reduces the likelihood that any synchronous system reading Data will observe such a metastable value

- COTS (Commercial, Off-The-Shelf) devices typically specify a maximum period of metastability
- as long as the clock period in the circuit above exceeds this value, the FF on the right will not also enter a metastable state even when the FF on the left does
- cost is one clock period of delay or latency in the arrival of the data input

Practical Issue: Clock enable circuit




B&V3, Figure 10.43

While seemingly attractive, clock gating to enable a flip-flop is to be avoided as it contributes to clock skew.

Better solution: A flip-flop with an enable input

It is often desirable to control when a flip-flop or register is loaded with a new value




```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY rege IS
    PORT (R, Resetn, E, Clock: IN
                                        STD LOGIC;
                             : BUFFER STD LOGIC );
END rege:
ARCHITECTURE Behavior OF rege IS
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
            Q <= '0' :
        ELSIF Clock'EVENT AND Clock = '1' THEN
            IF E = '1' THEN
                Q \leq R:
            ELSE
                Q \leq Q:
            END IF:
        END IF:
    END PROCESS:
                                    B&V3, Figure 10.1
END Behavior:
```

VHDL code for a *n*-bit register with an enable input

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY regne IS
    GENERIC ( N : INTEGER := 4 );
    PORT (R
               : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
           Resetn: IN STD LOGIC;
           E, Clock : IN STD LOGIC;
                    : OUT STD LOGIC VECTOR(N-1 DOWNTO 0) );
END regne;
ARCHITECTURE Behavior OF regne IS
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
         IF Resetn = '0' THEN
           Q <= (OTHERS => '0');
         ELSIF Clock'EVENT AND Clock = '1' THEN
           IF E = '1' THEN
             Q \leq R:
           END IF:
         END IF;
    END PROCESS:
END Behavior:
```

B&V3, Figure 10.2

A shift register with parallel-load and enable control inputs



B&V3, Figure 10.3

Code for a right-to-left shift register with an enable input

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
-- right-to-left shift register with parallel load and enable
ENTITY shiftlne IS
    GENERIC ( N : INTEGER := 4 );
                              STD LOGIC VECTOR(N-1 DOWNTO 0);
    PORT(R
                   : IN
           L, E, w : IN STD LOGIC;
           Clock: IN STD LOGIC;
                   : BUFFER STD LOGIC VECTOR(N-1 DOWNTO 0));
END shiftlne;
ARCHITECTURE Behavior OF shiftlne IS
BEGIN
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1':
        IF L = '1' THEN
            Q \leq R:
        ELSIF E = '1' THEN
            Q(0) \le w;
            Genbits: FOR i IN 1 TO N-1 LOOP
                 Q(i) \le Q(i-1);
            END LOOP:
                                                           B&V3, Figure 10.4
        END IF:
    END PROCESS;
END Behavior:
```

Component declaration statements assumed for remaining design problems (Part a)

```
LIBRARY ieee;
USE ieee.std_logic 1164.all;
PACKAGE components IS
   -- 2-to-1 multiplexer
   COMPONENT mux2to1
      PORT (w0, w1
                      : IN STD LOGIC :
                      : IN
                             STD LOGIC;
             S
                             STD LOGIC);
                      : OUT
   END COMPONENT;
   -- D flip-flop with 2-to-1 multiplexer connected to D
   COMPONENT muxdff
      PORT ( D0, D1, Sel, Clock : IN STD LOGIC ;
                             :OUT STD LOGIC);
   END COMPONENT:
```

```
-- n-bit register with enable
COMPONENT regne
   GENERIC ( N : INTEGER := 4 );
   PORT (R
                   : IN
           STD LOGIC VECTOR(N-1 DOWNTO 0);
                    : IN
                           STD LOGIC;
           Resetn
           E. Clock : IN
                          STD LOGIC;
                    : OUT
           STD LOGIC VECTOR(N-1 DOWNTO 0));
END COMPONENT:
-- n-bit right-to-left shift register with parallel load and enable
COMPONENT shiftlne -- shift left (towards msb)-mult by 2
   GENERIC ( N : INTEGER := 4 );
   PORT (R
                  : IN
           STD LOGIC VECTOR(N-1 DOWNTO 0);
           L, E, w: IN
                            STD LOGIC;
                  : IN
                            STD LOGIC:
                  : BUFFER
           STD LOGIC VECTOR(N-1 DOWNTO 0));
END COMPONENT;
continued in Part b
```

B&V3, Figure 10.5

Component declaration statements for digital systems building blocks (Part b)


```
-- n-bit left-to-right shift register with parallel load and enable
  COMPONENT shiftrne -- shift right (towards lsb)-div by 2
    GENERIC ( N : INTEGER := 4 );
    PORT ( R : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
           L, E, w : IN STD_LOGIC;
Clock : IN STD_LOGIC;
              : BUFFER STD LOGIC VECTOR(N-1 DOWNTO 0) );
  END COMPONENT:
  -- up-counter that counts up from initial value R to modulus-1
  COMPONENT upcount
    GENERIC (modulus: INTEGER := 8);
    PORT ( Resetn : IN
                                 STD LOGIC:
           Clock, E, L : IN STD_LOGIC;
                      : IN INTEGER RANGE 0 TO modulus-1;
           R
                 : BUFFER INTEGER RANGE 0 TO modulus-1);
  END COMPONENT;
  -- down-counter that counts from modulus-1 down to 0
  COMPONENT downcnt
    GENERIC (modulus: INTEGER := 8);
    PORT ( Clock, E, L : IN STD LOGIC ;
                 : BUFFER INTEGER RANGE 0 TO modulus-1);
  END COMPONENT:
END components;
```

19T3 COMP3222/9222 Digital System Design L09/S61

B&V3, Figure 10.5

Design Exercise 2:

Implement a binary multiplier circuit




How is the computation performed?
What datapath components are required?
How are they to be controlled?

ASM chart for the multiplier


A: multiplicand
B: multiplier
P: product

P = 0for i = 0 to n-1 do if $b_i = 1$ then P = P + Aend if left shift Aend for




19T3 COMP3222/9222 Digital System Design L09/S63

Datapath circuit for the multiplier



19T3 COMP3222/9222 P Digital System Design L09/S64

ASM chart for the multiplier control circuit



19T3 COMP3222/9222 Digital System Design L09/S65

VHDL code for the multiplier circuit (Part a)

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE work.components.all:
ENTITY multiply IS
   GENERIC ( N: INTEGER := 8; NN: INTEGER := 16);
   PORT (Clock
                   : IN
                              STD LOGIC;
                              STD LOGIC:
          Resetn
                   : IN
          LA, LB, s : IN
                              STD LOGIC;
          DataA
                   : IN
                              STD LOGIC VECTOR(N-1 DOWNTO 0);
                              STD LOGIC VECTOR(N-1 DOWNTO 0);
          DataB
                   : IN
                   : BUFFER STD LOGIC VECTOR(NN-1 DOWNTO 0);
                   : OUT
                              STD LOGIC):
          Done
END multiply;
ARCHITECTURE Behavior OF multiply IS
   TYPE State type IS (S1, S2, S3);
   SIGNAL v: State type
   SIGNAL Psel, z, EA, EB, EP, Zero: STD LOGIC;
   SIGNAL B, N Zeros: STD LOGIC VECTOR(N-1 DOWNTO 0);
   SIGNAL A, Ain, DataP, Sum: STD LOGIC VECTOR(NN-1 DOWNTO 0);
BEGIN
```

```
B&V3, Figure 10.19
```

```
FSM transitions: PROCESS (Resetn, Clock)
 BEGIN
      IF Resetn = '0' THEN
           v \le S1:
      ELSIF (Clock'EVENT AND Clock = '1')
      THEN CASE v IS
           WHEN S1 =>
                IF s = 0 THEN y \le S1;
                ELSE y <= S2; END IF;
           WHEN S2 =>
                IF z = 0 THEN v \le S2:
                ELSE y <= S3; END IF;
           WHEN S3 =>
                IF s = '1' THEN y \le S3;
                ELSE y <= S1; END IF;
         END CASE:
      END IF:
 END PROCESS ;
... continued
  in Part b
                         Psel = 1, EA, EB
```


VHDL code for the multiplier circuit (Part b)

```
FSM outputs: PROCESS (y, B(0))
BEGIN
   EP <= '0' ; EA <= '0' ; EB <= '0' ;
    Done <= '0'; Psel <= '0';
   CASE v IS
         WHEN S1 =>
              EP <= '1':
         WHEN S2 =>
              EA <= '1'; EB <= '1'; Psel <= '1';
              IF B(0) = '1' THEN EP <= '1';
              END IF:
         WHEN S3 =>
              Done <= '1';
    END CASE:
END PROCESS:
```

```
Psel = 1, EA, EB
                  Digital System Design
```


```
-- Define the datapath circuit
   Zero <= '0' :
   N Zeros <= (OTHERS => '0');
   Ain <= N Zeros & DataA;
   ShiftA: shiftIne GENERIC MAP ( N => NN )
      PORT MAP (Ain, LA, EA, Zero, Clock, A);
   ShiftB: shiftrne GENERIC MAP ( N => N )
      PORT MAP (DataB, LB, EB, Zero, Clock, B);
   z <= '1' WHEN B = N Zeros ELSE '0';
   Sum \leq A + P:
   -- Define the 2n 2-to-1 multiplexers for DataP
   GenMUX: FOR i IN 0 TO NN-1 GENERATE
      Muxi: mux2to1 PORT MAP ( Zero, Sum(i), Psel, DataP(i) );
   END GENERATE:
   RegP: regne GENERIC MAP ( N => NN )
      PORT MAP (DataP, Resetn, EP, Clock, P);
END Behavior:
```

B&V3, Figure 10.19



19T3 COMP3222/9222


Simulation results for the multiplier circuit



B&V3, Figure 10.20

Design Exercise 3: Division

(a) An example using decimal numbers



```
R=0;

for i=0 to n-1 do

Left-shift R \parallel A;

if R \geq B then

q_{n-1-i}=1;

R=R-B;

else

q_{n-1-i}=0;

end if;

end for;
```

(c) Pseudo-code


B&V3, Figure 10.21

How is the computation performed?
What datapath components are required?
How are they to be controlled?


(b) Using binary numbers


ASM chart for the divider

Answering the question: How is the computation performed?



Datapath circuit for the divider





An example of division using n = 8 clock cycles


One drawback of the divider we've designed is that it takes <u>two cycles per iteration</u> to (i) shift R||A, and (ii) update R←R - B when required.

- A possible enhancement is to perform a shift and a subtraction in a single clock cycle. [write the results of the subtraction to $r_{n-1}..r_0$ ||write the new a_{n-1} to rr_0]
- A second enhancement is to reuse the redundant bits of the shift register for A to store Q.

B	1001	10001100	—	A
	•			

Clock cycle		R						rr_0	A/Q										
	Load A, B	0	0	0	0	0	0	0	0	0		1	0	0	0	1	1	0	0
0	Shift left	0	0	0	0	0	0	0	0	1		0	0	0	1	1	0	0	0
1	Shift left, $Q_0 \leftarrow 0$	0	0	0	0	0	0	0	1	0		0	0	1	1	0	0	0	0
2	Shift left, $Q_0 \leftarrow 0$	0	0	0	0	0	0	1	0	0		0	1	1	0	0	0	0	0
3	Shift left, $Q_0 \leftarrow 0$	0	0	0	0	0	1	0	0	0		1	1	0	0	0	0	0	0
4	Shift left, $Q_0 \leftarrow 0$	0	0	0	0	1	0	0	0	1		1	0	0	0	0	0	0	0
5	Subtract, $Q_0 \leftarrow 1$	0	0	0	0	1	0	0	0	1		0	0	0	0	0	0	0	1
6	Subtract, $Q_0 \leftarrow 1$	0	0	0	0	1	0	0	0	0		0	0	0	0	0	0	1	1
7	Subtract, $Q_0 \leftarrow 1$	0	0	0	0	0	1	1	1	0		0	0	0	0	0	1	1	1
8	Subtract, $Q_0 \leftarrow 1$	0	0	0	0	0	1	0	1	0 🖊		0	0	0	0	1	1	1	1

ASM chart and datapath circuit for the enhanced divider



19T3 COMP3222/9222

Digital System Design

B&V3, Figure 10.26 & 10.27


VHDL code for the enhanced divider circuit (Part a)

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE work.components.all;
ENTITY divider IS
   GENERIC ( N : INTEGER := 8 );
   PORT(Clock
                   : IN
                             STD_LOGIC;
                   : IN
          Resetn
                             STD_LOGIC;
          s, LA, EB : IN
                             STD_LOGIC;
          DataA : IN
                             STD_LOGIC_VECTOR(N-1 DOWNTO 0);
          DataB : IN
                             STD_LOGIC_VECTOR(N-1 DOWNTO 0);
                   : BUFFER STD_LOGIC_VECTOR(N-1 DOWNTO 0);
          R, Q
          Done
                   : OUT
                             STD_LOGIC);
END divider:
```

VHDL code for the enhanced divider circuit (Part b)

```
ARCHITECTURE Behavior OF divider IS
                                                                             Rsel = 0, LC, ER
    TYPE State_type IS (S1, S2, S3);
    SIGNAL y : State_type ;
    SIGNAL Zero, Cout, z : STD_LOGIC :
    SIGNAL EA, Rsel, LR, ER, ERO, LC, EC, RO: STD_LOGIC:
                                                                                         EA, ERO
    SIGNAL A, B, DataR: STD_LOGIC_VECTOR(N-1 DOWNTO 0);
    SIGNAL Sum: STD_LOGIC_VECTOR(N DOWNTO 0);
    SIGNAL Count: INTEGER RANGE 0 TO N-1:
BEGIN
                                                                                      ER , ERO , EA , Rsel = 1
    FSM_transitions: PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN v \le S1:
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            CASE y IS
                 WHEN S1 = >
                     IF s = 0 THEN v \le S1; ELSE y \le S2; END IF;
                 WHEN S2 =>
                     IF z = 0 THEN y \le S2; ELSE y \le S3; END IF;
                 WHEN S3 =>
                                                                                B&V3, Figure 10.28
                     IF s = '1' THEN v \le S3; ELSE v \le S1; END IF;
            END CASE;
        END IF:
    END PROCESS:
```

VHDL code for the enhanced divider circuit (Part c)



VHDL code for the enhanced divider circuit (Part d)


LA

DataA

```
Left-shift wregister
                                                                                                         Register
                                                                Clock
                                                                                                         B∤n
    -- define the datapath circuit
    Zero \leq '0';
    RegB: regne GENERIC MAP (N => N)
       PORT MAP (DataB, Resetn, EB, Clock, B);
    ShiftR: shiftlne GENERIC MAP (N => N)
       PORT MAP (DataR, LR, ER, R0, Clock, R);
                                                                            Sum ∤n
    FF_R0: muxdff PORT MAP (Zero, A(N-1), ER0, Clock, R0);
    ShiftA: shiftlne GENERIC MAP (N => N)
       PORT MAP (DataA, LA, EA, Cout, Clock, A);
                                                                         Rsel-
    Q \leq A:
                                                                             DataR
                                                                                                      ER0
    Counter: downcnt GENERIC MAP ( modulus => N )
       PORT MAP (Clock, EC, LC, Count);
                                                                               Left-shift w
    z \le '1' WHEN Count = 0 ELSE '0';
                                                                               register
    Sum \le R \& R0 + (NOT B + 1);
    Cout \le Sum(N);
    DataR <= (OTHERS => '0') WHEN Rsel = '0' ELSE Sum;
END Behavior:
                                                                        [r_{n-2}...r_0]
                          B&V3, Figure 10.28
```

DataB

Simulation results for the enhanced divider circuit




B&V3, Figure 10.29

Design Ex 4: Finding the mean of *k* numbers


```
Sum = 0;
for i = k - 1 downto 0 do
    Sum = Sum + R_i:
end for;
M = Sum \div k;
```

(a) Pseudo-code




(b) ASM chart


Finding the mean of *k* numbers – datapath



Datapath & controlpath ASM for the mean operation




Schematic of the mean circuit with an SRAM block



Simulation results for the mean circuit using SRAM

Results are for finding the mean of numbers 0..15




Design Ex 5: Sort k words


```
// bubblesort
for i = 0 to k-2 do
  A = R_i;
  for j = i+1 to k-1 do
     B = R_i;
     if B < A then
       R_i = A;
       R_i = B; // place smallest of [i+1, k-1] in R_i
       A = R_i;
     end if;
   end for;
end for;
```

ASM chart for the sort operation


```
for i = 0 to k-2 do
A = R_i;
for j = i+1 to k-1 do
B = R_j;
if B < A then
R_j = A;
R_i = B;
A = R_i;
end if;
end for;
```




A part of the datapath circuit for the sort op $_{\text{\tiny DataIn}}$





A part of the datapath circuit for the sort op



ASM chart for the control circuit








VHDL code for the sort operation (Part b)

```
BEGIN
    FSM_transitions: PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = 0 THEN
            y <= S1:
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            CASE y IS
                WHEN S1 = FS = 0 THEN y < S1;
                     ELSE y \le S2; END IF;
                WHEN S2 => y <= S3;
                WHEN S3 => y <= S4:
                WHEN S4 => y <= S5;
                WHEN S5 =  IF BltA = '1' THEN y <= S6;
                    ELSE y <= S8; END IF;
                WHEN S6 => y <= S7:
                WHEN S7 => y <= S8:
                WHEN S8 =>
                    IF zj = 0 THEN y \le S4;
                    ELSIF zi = 0 THEN v \le S2:
                    ELSE y \le S9;
                    END IF:
                WHEN S9 => IF s = '1' THEN y \leq S9; ELSE y \leq S1;
            END CASE:
                                          B&V3, Figure 10.40
        END IF;
    END PROCESS;
```

Note that the text executes S8 irrespective of need in order to simplify the control. What are the costs/benefits of this approach?



VHDL code for the sort operation (Part c)

```
-- define the outputs generated by the FSM
Int \leq '0' WHEN y = S1 ELSE '1';
Done \leq '1' WHEN y = S9 ELSE '0';
FSM_outputs: PROCESS (y, zi, zj)
BEGIN
    LI <= '0'; LJ <= '0'; EI <= '0'; EJ <= '0'; Csel <= '0';
    Wr \le 0'; Ain \le 0'; Bin \le 0'; Bout \le 0';
    CASE y IS
        WHEN S1 => LI <= '1';
        WHEN S2 => Ain <= '1'; LJ <= '1';
        WHEN S3 \Rightarrow EJ \iff 1':
        WHEN S4 => Bin <= '1'; Csel <= '1';
        WHEN S5 => -- no outputs asserted in this state
        WHEN S6 => Csel <= '1'; Wr <= '1';
        WHEN S7 => Wr <= '1'; Bout <= '1';
        WHEN S8 => Ain <= '1':
             IF zi = 0 THEN
                 EJ <= '1';
             ELSE
                 EJ <= '0';
                 IF zi = 0 THEN
                      EI <= '1':
                 ELSE
                      EI <= '0';
                 END IF;
             END IF:
        WHEN S9 = > -- Done is assigned 1 by conditional signal assignment
    END CASE;
END PROCESS:
                                               B&V3, Figure 10.40
```

LI. Int = 0

Int = 1, Csel = 0, Ain, LJ


S4

EJ

Bin Csel = 1 Int = 1

VHDL code for the sort operation (Part *d*)

```
-- define the datapath circuit
Zero \leq 0;
GenReg: FOR i IN 0 TO 3 GENERATE
    Reg: regne GENERIC MAP (N => N)
        PORT MAP (RData, Resetn, Rin(i), Clock, R(i));
END GENERATE:
RegA: regne GENERIC MAP (N => N)
    PORT MAP (ABData, Resetn, Ain, Clock, A);
RegB: regne GENERIC MAP (N => N)
    PORT MAP (ABData, Resetn, Bin, Clock, B);
BltA \le '1' WHEN B < A ELSE '0';
ABMux <= A WHEN Bout = '0' ELSE B;
RData <= ABMux WHEN WrInit = '0' ELSE DataIn :
OuterLoop: upcount GENERIC MAP (modulus => 4)
    PORT MAP (Resetn, Clock, EI, LI, Zero, Ci);
InnerLoop: upcount GENERIC MAP (modulus => 4)
    PORT MAP (Resetn, Clock, EJ, LJ, Ci, Ci);
CMux <= Ci WHEN Csel = '0' ELSE Ci;
IMux <= Cmux WHEN Int = '1' ELSE Radd;
WITH IMux Select
    ABData \le R(0) WHEN 0,
               R(1) WHEN 1,
               R(2) WHEN 2,
               R(3) WHEN OTHERS;
                              B&V3, Figure 10.40
```



VHDL code for the

```
sort operation (Part e)
    RinDec: PROCESS (WrInit, Wr, IMux)
    BEGIN
        IF (WrInit OR Wr) = '1' THEN
            CASE IMux IS
                 WHEN 0 =  Rin < = "0001";
                 WHEN 1 => Rin <= "0010";
                 WHEN 2 => Rin <= "0100";
                 WHEN OTHERS \Rightarrow Rin \Rightarrow "1000";
            END CASE:
        ELSE Rin \leq 00000";
        END IF;
    END PROCESS;
    Zi \ll '1' WHEN Ci = 2 ELSE '0';
    Z_i \le 1' WHEN C_i = 3 ELSE '0';
    DataOut <= (OTHERS => 'Z') WHEN Rd = '0' ELSE ABData;
END Behavior;
                               B&V3, Figure 10.40
                                                       Clock
                                                        Csel
                                                       RAdd
                                                         Int
```

