

**Laboratory
0x04**

Expected delivery of lab_04.zip must include:

- `program_1.s`, `program_1_a.s`, and `program_1_b.s`
- This file, filled with information and possibly compiled in a **PDF** format.

**Solution developed in collaboration with
[PRENDI] [354274]**

This lab will explore some of the concepts seen during the lessons, such as hazards, rescheduling, and loop unrolling. The first thing to do is to configure the GEM5 simulator with the *Initial Configuration* provided below:

```
INTEGER_ALU_LATENCY = 1
INTEGER_MUL_LATENCY = 1
INTEGER_DIV_LATENCY = 1
FLOAT_ALU_LATENCY = 4
FLOAT_MUL_LATENCY = 8
FLOAT_DIV_LATENCY = 20
```

- 1) Write an assembly program (`program_1.s`) for the RISC-V architecture able to compute the output (y) of a **neural computation** (see the Fig. below):


$$x = \sum_{j=0}^{K-1} i_j * w_j + b$$
$$y = f(x)$$

where, to prevent the propagation of NaN (Not a Number), the activation function f is defined as:

$$f(x) = \begin{cases} 0, & \text{if the exponent part of } x \text{ is equal to } 0xFF \\ x, & \text{otherwise} \end{cases}$$

Assume the vectors i and w respectively store the inputs entering the neuron and the weights of the connections. They contain $K=16$ single precision **floating point** elements. Assume that b is a single precision **floating point** constant and is equal to `0xab`, and y is a single precision **floating point** value stored in memory.

Compute y .



Given the *Base Configuration*, run your program and extract the following information.

	Number of clock cycles	Total Instructions	CPI (Clock per Instructions)
program_1.s	327	168	1.94643

- Optimize the program by re-scheduling instructions to eliminate as many hazards as possible. Manually calculate the number of clock cycles for the new program (**program_1_a.s**) to execute and compare the results with those obtained by the simulator.
- Unroll the program (**program_1_a.s**) two times; If necessary, re-schedule instructions and increase the number of registers used. Manually calculate the number of clock cycles to execute the new program (**program_1_b.s**) and compare the results obtained with those obtained by the simulator.

Complete the following table with the obtained results:

Program	program_1.s	program_1_a.s	program_1_b.s
Clock cycles by hand			
Clock cycles by simulation			

Collect the Cycles Per Instruction (CPI) from the simulator for different programs

	program_1.s	program_1_a.s	program_1_b.s
--	-------------	---------------	---------------

CPI			
-----	--	--	--

Compare the results obtained in 1) and provide some explanation if the results are different.

Eventual explanation:

- c. Try different unrolls for the program (**program_1_a.s**); If necessary, re-schedule instructions and increase the number of registers used. Manually calculate the number of clock cycles to execute the new program (**program_1_b.s**) and compare the results obtained with those obtained by the simulator.

Complete the following table with the obtained results:

Program	Number of Loop Unrolling	Code size [bytes]	Clock Cycles [CC]
program_1_a.s	-		
	2		
	4		
	8		
	16		

In order to calculate the code size of your program you can open in `./programs/you_program/your_program.dump` file to retrieve the compiled disassembled code of your executable in which you have the effective addresses from which the code will be executed.

For example (on the right), for your_program you have your disassembled file on 32 bit addresses.

```

1  program.elf:      file format elf32-littleriscv
2
3
4
5  Disassembly of section .text:
6
7  00010094 <start>:
8      00010094: auipc ra,0x1
9      00010098: addi ra,ra,100 # 110f8 <_DATA_BEGIN_>
10     0001009c: flw f51,0(ra)
11     000100a0: auipc ra,0x1
12     000100a4: addi ra,ra,104 # 11108 <v2>
13     000100a8: flw f51,0(ra)
14     000100ac: auipc ra,0x1
15     000100b0: addi ra,ra,108 # 11118 <v3>
16     000100b4: lw sp,0(ra)
17     000100b8: auipc ra,0x1
18     000100bc: addi ra,ra,112 # 11128 <T0>
19     000100c0: lw sp,0(ra)
20     000100c4: auipc ra,0x1
21     000100c8: addi ra,ra,52 # 110f8 <_DATA_BEGIN_>
22     000100cc: auipc sp,0x1
23     000100d0: addi sp,sp,60 # 11108 <v2>
24     000100d4: flw ft1,0(ra)
25     000100d8: flw ft2,0(sp)
26     000100dc: flw ft3,0(ra)
27     000100e0: flw ft4,0(sp)
28
29 000100e4 <Main>:
30     000100e4: fmul.s ft5,ft1,ft2
31     000100e8: fmul.s ft5,ft1,ft2
32
33 000100ec <End>:
34     000100ec: li a7,0
35     000100f0: li a7,93
36     000100f4: ecall
37

```

Start Address

End Address