# PROJETO RISC-V

Implementando o ISA RV32I






# INTEGRANTES


Carolina Gabriela de Arruda Brito dos Santos (cgabs)
Isabela Maria De Moura Nascimento (immn)
Karina Lima de Oliveira (klo)
Kauanny Karolinna Davalon Araujo E Barros (kkdab)
Maria Clara Laranjeira Tenorio (mclt)







# Quais arquivos foram modificados?



- Responsável pela execução das instruções, movimentação de dados e operações lógicas e aritméticas.
- Para suportar o halt, o jal e o jalr, adicionamos três novos sinais de controle.
- No bloco ID\_EX\_Reg B, adicionamos B.Halt, B.JALRSel e B.JALSel, então atribuimos Halt, JALRSel e JALSel a eles, respectivamente. Para que não sejam ignorados.
- No bloco BranchUnit #(9) brunit, adicionamos B.JALSel, B.JALRSel e B.Halt. Para a unidade de controle de desvios suportas as adições.
- Os blocos EX\_MEM\_Reg C e MEM\_WB\_Reg D foram alterados para permitir que sejam reconhecidos na fase MEM e processados na fase WB
- Nova multiplexação no ultimo bloco para selecionar o valor final correto para o endereço de retorno.



```
13
           input logic
                                        clk,
14
           reset,
15
           RegWrite,
           MemtoReg,
                     // Register file writing enable // Memory or ALU MUX
16
17
           ALUSTC,
           MemWrite, // Register file or Immediate MUX // Memroy Writing Enable
18
           MemRead, // Memroy Reading Enable
19
20
           Branch, // Branch Enable
                                             // Jump and link enable.
21
           JALRSel,
           JALSel,
                                           // Jump and link register enable.
22
23
           Halt,
24
           input logic [1:0] ALUOp,
25
           input logic [ALU_CC_W-1:0] ALU_CC,
                                                       // ALU Control Code ( input of the ALU )
           output logic [6:0] opcode,
26
           output logic [6:0] Funct7,
27
28
           output logic [2:0] Funct3,
29
           output logic [1:0] ALUOp_Current,
30
           output logic [DATA_W-1:0] WB_Data,
                                                     //Result After the last MUX
          always @(posedge clk) begin
138
           if ((reset) | (Reg_Stall) | (PcSel)) // initialization or flush or generate a NOP if hazard
139
140
                begin
              B.ALUSrc <= 0;
141
142
              B.Halt <= 0;
              B.MemtoReg <= 0;
143
144
              B.RegWrite <= 0;
145
              B.MemRead <= 0;
              B.MemWrite <= 0;
146
147
              B.ALUOp <= 0;
148
              B.Branch <= 0;
149
              B.JALRSel <= 0;
150
              B.JALSel <= 0;
151
              B.Curr_Pc <= 0;
152
              B.RD_One <= 0;
153
              B.RD_Two <= 0;
154
              B.RS_One <= 0;
155
              B.RS_Two <= 0;
156
              B.rd <= 0;
157
              B. ImmG <= 0;
              B.func3 <= 0;
158
159
              B.func7 <= 0;
              B.Curr_Instr <= A.Curr_Instr; //debug tmp</pre>
160
```

```
end else begin
161
162
                B.ALUSrc <= ALUsrc;
               B.Halt <= Halt;
163
               B.MemtoReg <= MemtoReg;</pre>
164
               B.RegWrite <= RegWrite;</pre>
165
               B.MemRead <= MemRead;</pre>
166
               B.MemWrite <= MemWrite;</pre>
167
               B.ALUOp <= ALUOp;
168
               B.Branch <= Branch;</pre>
169
               B.JALRSel <= JALRSel;</pre>
170
               B.JALSel <= JALSel;</pre>
171
               B.Curr Pc <= A.Curr Pc;
172
173
               B.RD_One <= Reg1;
               B.RD Two <= Reg2;
174
175
               B.RS_One <= A.Curr_Instr[19:15];</pre>
               B.RS_Two <= A.Curr_Instr[24:20];</pre>
176
177
               B.rd <= A.Curr_Instr[11:7];</pre>
               B.ImmG <= ExtImm;
178
               B.func3 <= A.Curr_Instr[14:12];</pre>
179
               B.func7 <= A.Curr_Instr[31:25];</pre>
180
               B.Curr_Instr <= A.Curr_Instr; //debug tmp</pre>
181
182
             end
183
           end
```



```
// EX_MEM_Reg C;
244
245
            always @(posedge clk) begin
246
              if (reset) // initialization
247
                   begin
248
                C.RegWrite <= 0;</pre>
249
                C.MemtoReg <= 0;</pre>
                C.MemRead <= 0;</pre>
250
                C.MemWrite <= 0;</pre>
251
                C.JALSel <= 0;</pre>
252
                C.Pc_Imm <= 0;</pre>
253
                C.Pc_Four <= 0;</pre>
254
                C.Imm_Out <= 0;</pre>
255
                C.Alu_Result <= 0;</pre>
256
                C.RD_Two <= 0;</pre>
257
258
                C.rd <= 0;
                C.func3 <= 0;</pre>
259
                C.func7 <= 0;
260
              end else begin
261
262
                C.RegWrite <= B.RegWrite;</pre>
                C.MemtoReg <= B.MemtoReg;</pre>
263
                C.MemRead <= B.MemRead;</pre>
264
                C.MemWrite <= B.MemWrite;</pre>
265
266
                C.JALSel <= B.JALSel;</pre>
                C.Pc_Imm <= BrImm;</pre>
267
                C.Pc_Four <= Old_PC_Four;</pre>
268
                C.Imm_Out <= B.ImmG;</pre>
269
270
                C.Alu_Result <= ALUResult;</pre>
                C.RD_Two <= FBmux_Result;</pre>
271
                C.rd <= B.rd;</pre>
272
                C.func3 <= B.func3;</pre>
273
274
                C.func7 <= B.func7;</pre>
                C.Curr_Instr <= B.Curr_Instr; // debug tmp</pre>
275
276
              end
277
            end
```

```
BranchUnit #(9) brunit (
230
231
               B.Curr_Pc,
232
               B. ImmG,
               B.Branch,
233
234
               B. JALSel,
235
               B. JALRSel,
236
               B.Halt,
237
               ALUResult,
238
               BrImm,
               Old_PC_Four,
239
               BrPC,
240
               PcSel
241
          );
242
```



#### // MEM\_WB\_Reg D; 296 always @(posedge clk) begin 297 if (reset) // initialization 298 299 begin D.RegWrite <= 0;</pre> 300 D.MemtoReg <= 0;</pre> 301 302 D.JALSel <= 0;</pre> 324 303 D.Pc Imm <= 0; 325 D.Pc\_Four <= 0;</pre> 304 305 D. Imm\_Out <= 0; 326 306 D.Alu\_Result <= 0;</pre> 327 D.MemReadData <= 0;</pre> 307 D.rd <= 0; 308 328 end else begin 309 329 D.RegWrite <= C.RegWrite;</pre> 310 D.MemtoReg <= C.MemtoReg;</pre> 311 330 312 D.JALSel <= C.JALSel;</pre> 331 D.Pc\_Imm <= C.Pc\_Imm;</pre> 313 314 D.Pc\_Four <= C.Pc\_Four;</pre> 332 D.Imm\_Out <= C.Imm\_Out;</pre> 315 333 D.Alu\_Result <= C.Alu\_Result;</pre> 316 D.MemReadData <= ReadData;</pre> 317 334 318 D.rd <= C.rd; 335 D.Curr\_Instr <= C.Curr\_Instr;</pre> 319 320 end 321 end

```
mux2 #(32) resmux (
    D.Alu_Result,
    D.MemReadData,
    D. MemtoReg,
    temp
);
mux2 #(32) jalmux(
    temp,
        D.Pc_Four,
        D.JALSel,
        WrmuxSrc
);
```

#### // Reg B 8 typedef struct packed { 9 logic 10 ALUSrc; // Reg C 33 typedef struct packed { logic Halt; 11 34 logic RegWrite; MemtoReg; 12 logic 35 logic MemtoReg; logic RegWrite; 13 36 logic MemRead; MemWrite; logic 37 logic MemRead; 14 logic 38 JALSel; logic 15 MemWrite; logic [31:0] Pc\_Imm; 39 logic [1:0] 16 ALUOp; 40 logic [31:0] Pc\_Four; logic [31:0] Imm\_Out; 41 logic 17 Branch; logic [31:0] Alu\_Result; 42 logic 18 JALRSel; logic [31:0] RD\_Two; 43 logic [4:0] rd; 44 19 logic JALSel; logic [2:0] func3; 45 logic [8:0] Curr\_Pc; 20 logic [6:0] func7; 46 logic [31:0] RD\_One; 21 logic [31:0] Curr\_Instr; 47 48 } ex\_mem\_reg; logic [31:0] RD\_Two; 22 49 23 logic [4:0] RS\_One; 50 // Reg D typedef struct packed { logic [4:0] RS\_Two; 51 24 logic 52 RegWrite; 25 logic [4:0] rd; 53 logic MemtoReg; logic [31:0] ImmG; 26 54 logic JALSel; logic [31:0] Pc\_Imm; 55 logic [2:0] func3; 27 logic [31:0] Pc\_Four; 56 logic [6:0] func7; 28 57 logic [31:0] Imm\_Out; logic [31:0] Curr\_Instr; 29 logic [31:0] Alu\_Result; 58 logic [31:0] MemReadData; 59 } id\_ex\_reg; 30 50 logic [4:0] rd;

logic [31:0] Curr\_Instr;

} mem\_wb\_reg;

61

62

# RegPack

- Otimiza o salvamento e restauração de registradores em chamadas de função e trocas de contexto, reduzindo acessos à memória e melhorando a eficiência.
- Compacta e recompacta registradores, economizando espaço e acelerando operações



# imm\_Gen



31	30	25 24	21	20	19	15 14	12 11	8	7	6 0	
	funct7		rs2		rs1	funct	:3	$_{ m rd}$		opcode	R-type
	in	nm[11:0]			rs1	funct	3	$^{\mathrm{rd}}$		opcode	] I-type
ir	nm[11:5]		rs2		rs1	funct	3	imm[4:	0]	opcode	] S-type
[imm[12	[] imm[10	):5]	rs2		rs1	funct	3   imn	n[4:1]   in	nm[11]	opcode	B-type
		in	nm[31:	12]				$_{\mathrm{rd}}$		opcode	U-type
[imm[20	]   in	nm[10:1]	l in	mm[11]	imi	m[19:12]		$_{ m rd}$		opcode	] J-type

Figure 2.3: RISC-V base instruction formats showing immediate variants.

31	25 24	20 19	15 14	12 11	7 6 0
imm[11:5]	imm[4:0]	rs1	funct	3 rd	opcode
7	5	5	3	5	7
0000000	shamt[4:0]	] src	SLLI	l dest	OP-IMM
0000000	shamt[4:0]	src	SRL	I dest	OP-IMM
0100000	shamt[4:0]	src	SRA	I dest	OP-IMM

# imm\_Gen

```
`timescale 1ns / 1ps
module imm_Gen (
    input logic [31:0] inst_code,
    output logic [31:0] Imm_out
);
  always_comb
    case (inst_code[6:0])
      7'b0000011: /*I-type load part*/
      Imm_out = {inst_code[31] ? 20'hFFFFF : 20'b0, inst_code[31:20]};
      7'b0010011: /*I-type*/ // Imediatas
        case(inst code[14:12])
        3'b001: /*SLLI*/
              Imm_out = inst_code[24:20];
        3'b101: /*SRLI, SRAI*/
              Imm_out = inst_code[24:20];
        default: /*ADDI, SLTI*/
              Imm_out = {inst_code[31] ? 20'hFFFFF : 20'b0, inst_code[31:20]};
        endcase
```

```
Imm_out = {inst_code[31] ? 20'hFFFFF : 20'b0, inst_code[31:25], inst_code[11:7]};
7'b1100011: /*B-type*/
Imm_out = {
  inst code[31] ? 19'h7FFFF : 19'b0,
  inst_code[31],
  inst_code[7],
  inst_code[30:25],
  inst_code[11:8],
 1'b0
};
7'b1101111: /*J-type*/ // JAL
Imm_out = {
        inst_code[31] ? 11'h7FF : 11'b0,
                                                  7'b1100111: // JALR
        inst_code[31],
                                                  Imm_out = {inst_code[31] ? 20'hFFFFF : 20'b0, inst_code[31:20]};
        inst_code[19:12],
        inst_code[20],
                                                  default: Imm_out = {32'b0};
        inst_code[30:21],
                                                endcase
        1'b0
                                            endmodule
      };
```

7'b0100011: /\*S-type\*/

```
logic [6:0] R_TYPE, LW, SW, BR, I_TYPE, JAL, JALR, HALT;
assign R_TYPE = 7'b0110011; //funcoes que usam reg
assign I_TYPE = 7'b0010011; //funcoes imediatas
assign LW = 7'b00000011; //lw
assign SW = 7'b0100011; //sw
assign BR = 7'b1100011; //beq
assign JAL = 7'b1101111; // JAL
assign HALT = 7'b1111111; //HALT
```

# Controller



- ALUSrc:
  - 0 2° operador é um registrador
  - 1 2° operador refere-se ao valor imediato ou deslocamento
- MemtoReg:
  - 0 Valor a ser escrito vai ser recebido da ALU
  - 1 Valor a ser escrito vai ser recebido do data memory
- RegWrite: caso 1, permite a escrita no registrador de destino
- MemRead : caso 1, permite a leitura da memória
- MemWrite: Caso 1, permite escrever na memória de dados
- ALUOp: 00: LW/SW; 01:Branch; 10: R\I\_type; 11 JALR

```
assign ALUSrc = (Opcode == LW || Opcode == SW || Opcode == I_TYPE || Opcode == JALR);
assign MemtoReg = (Opcode == LW);
assign RegWrite = (Opcode == R_TYPE || Opcode == LW || Opcode == I_TYPE || Opcode == JAL || Opcode == JALR);
assign MemRead = (Opcode == SW);
assign ALUOp[0] = (Opcode == BR || Opcode == JALR);
assign ALUOp[1] = (Opcode == R_TYPE || Opcode == I_TYPE || Opcode == JALR);
assign Branch = (Opcode == BR);
assign JALSel = (Opcode == JAL || Opcode == JALR);
assign JALRSel = (Opcode == JALR);
assign Halt = (Opcode == HALT);
endmodule
```

# assembler.py

Arquivo em Python
 responsável pela "tradução"
 das instruções dadas,
 utilizando opcode,
 registradores e valores
 usados para cada instrução.

```
000: 01111111; -- halt 001: 00000000; 002: 00000000;
```

003: 00000000;

• OPCODE

```
# bits 0-6
opcode = {
   "lui": "0110111",

   "and": "0110011",
   "halt": "1111111",
}
```

#### TRADUTOR

```
# translates an instruction to binary (assembly to machine code)

def translate_instruction(instruction):
    instr = instruction.split(" ")[0].strip()

if instr == "halt":
    binary = "0" * 25 + opcode[instr] #Correção do halt (32 bits)
    return binary
```

```
case(Operation)
4'b0000: // AND
       ALUResult = SrcA & SrcB;
               4'b0001: // OR
       ALUResult = SrcA | SrcB;
4'b0010: // XOR
      ALUResult = SrcA ^ SrcB;
4'b0011: // ADD, ADDI, LW, SW
       ALUResult = $signed(SrcA) + $signed(SrcB);
4'b0100: // BNE
      ALUResult = (SrcA != SrcB) ? 1 : 0;
4'b0101: // BLT
       ALUResult = (SrcA < SrcB) ? 1 : 0;
4'b0110: // BGE
      ALUResult = (SrcA >= SrcB) ? 1 : 0;
4'b0111: // SLT, SLTI
       ALUResult = (SrcA < SrcB) ? 1 : 0;
4'b1000: // BEQ
       ALUResult = (SrcA == SrcB) ? 1 : 0;
4'b1001: // SUB
       ALUResult = $signed(SrcA) - $signed(SrcB);
```

# ALU

#### Realiza as operações em si



# **ALU Controller**

- Padrão de AluOp, Funct3 e Funct7 foram visualizados através da documentação do RISC-V e do Controller
- ALUOp: 00: LW/SW; 01:Branch; 10: R\I\_type; 11 JALR
- Ex: SUB (1001)



```
module BranchUnit #(
    parameter PC_W = 9
    input logic [PC_W-1:0] Cur_PC,
    input logic [31:0] Imm,
    input logic Branch,
    input logic JALSel,
    input logic JALRSel,
    input logic Halt,
    input logic [31:0] ALUResult,
    output logic [31:0] PC_Imm,
    output logic [31:0] PC_Four,
    output logic [31:0] BrPC,
    output logic PcSel
```

### **Branch Unit**

- Vai receber:
  - PC atual
  - Sinais de controle do Controller
  - Imm do Imm\_Gen
  - ALUResult da ALU
- Vai enviar:
  - <u>PcSel e BrPc</u> para um mux para realizar a seleção da próxima instrução a ser lida
  - PC\_Imm e PC\_Four vão passar pelos estágios restantes até chegar na fase Write-Back, onde haverá um mux para escolher qual valor será escrito de volta no registrador de destino

# **Branch Unit**

```
logic Branch_Sel;
logic [31:0] PC_Full;
assign PC_Full = {23'b0, Cur_PC};
assign PC_Imm = (JALRSel) ? (ALUResult + Imm) : (PC_Full + Imm);
assign PC_Four = PC_Full + 32'b100;
assign Branch_Sel = (Branch && ALUResult[0]) || JALSel;
assign BrPC = (Branch_Sel) ? PC_Imm : ((Halt) ? PC_Full : 32'b0);
assign PcSel = Branch_Sel || JALSel || Halt;
```

- PC\_Full = zero-extension do Cur\_PC
- <u>PC\_Imm</u> = endereço de destino para saltos
- PC\_Four = próxima instrução sequencial (PC+4)
- <u>BrPC</u> = endereço efetivo em caso de branch ou halt
- <u>PcSel</u> = sinal de seleção do próximo PC

```
`timescale 1ns / 1ps
module datamemory #(
    parameter DM ADDRESS = 9,
    parameter DATA_W = 32
) (
    input logic clk,
    input logic MemRead, // comes from control unit
    input logic MemWrite, // Comes from control unit
    input logic [DM_ADDRESS - 1:0] a, // Read / Write address - 9 LSB bits of the ALU output
    input logic [DATA_W - 1:0] wd, // Write Data
    input logic [2:0] Funct3, // bits 12 to 14 of the instruction
    output logic [DATA_W - 1:0] rd // Read Data
);
  logic [31:0] raddress;
  logic [31:0] waddress;
  logic [31:0] Datain;
  logic [31:0] Dataout;
  logic [ 3:0] Wr;
  Memoria32Data mem32 (
      .raddress(raddress),
      .waddress(waddress),
      .Clk(~clk),
      .Datain(Datain),
      .Dataout(Dataout),
      .Wr(Wr)
```

- recebe sinais de leitura e escrita, junto com um endereço de dados
- · a: endereço da memoria que será acessado
- · wd: dado que será escrito na memoria
- rd: dado que será lido da memória



1b	Load Byte	I	0000011	0x0	rd = M[rs1+imm][0:7]
1h	Load Half	I	0000011	0x1	rd = M[rs1+imm][0:15]
1w	Load Word	I	0000011	0x2	rd = M[rs1+imm][0:31]
1bu	Load Byte (U)	I	0000011	0x4	rd = M[rs1+imm][0:7] zero-extends
1hu	Load Half (U)	I	0000011	0x5	rd = M[rs1+imm][0:15] zero-extends
sb	Store Byte	S	0100011	0x0	M[rs1+imm][0:7] = rs2[0:7]
sh	Store Half	S	0100011	0x1	M[rs1+imm][0:15] = rs2[0:15]
SW	Store Word	s	0100011	0x2	M[rs1+imm][0:31] = rs2[0:31]
	- 1				1.07 4 63 86



```
always_ff @(*) begin
  raddress = \{\{22\{1'b0\}\}, a\};
  waddress = {\{22\{1'b0\}\}, \{a[8:2], \{2\{1'b0\}\}\}\}};
  Datain = wd;
  Wr = 4'b0000;
  if (MemRead) begin
    case (Funct3)
      3'b010: begin //LW
        rd <= Dataout;
      end
      3'b000: begin //LB
        rd <= $signed(Dataout[7:0]);
      end
      3'b001:begin //LH
        rd <= $signed(Dataout[15:0]);
      end
      3'b100:begin //LBU
        rd <= $signed({24'b0,Dataout[7:0]});
      end
      default: rd <= Dataout;</pre>
    endcase
```



```
end else if (MemWrite) begin
    case (Funct3)
      3'b010: begin //SW
        Wr <= 4'b1111; //ativa a escrita de todos os 4 bytes (bits [31:0])
        Datain <= wd;
      end
      3'b000: begin //SB
        Wr <= 4'b0001; //ativa a escrita somente do byte menos significativo (bits [7:0])</pre>
        Datain[7:0] <= wd;
      end
      3'b001: begin //SH
        Wr <= 4'b0011; //ativa a escrita dos bytes menos significativos (bits [15:0])
        Datain[15:0] <= wd;
      end
      default: begin
        Wr <= 4'b1111;
        Datain <= wd;
      end
    endcase
  end
end
```

**>>>>** 

```
`timescale 1ns / 1ps
module riscv #(
   parameter DATA_W = 32
   input logic clk,
   reset, // clock and reset signals
   output logic [31:0] WB_Data, // The ALU_Result
   output logic [4:0] reg_num,
   output logic [31:0] reg_data,
   output logic reg_write_sig,
   output logic wr,
   output logic rd,
   output logic [8:0] addr,
   output logic [DATA_W-1:0] wr_data,
   output logic [DATA_W-1:0] rd_data
```

# RISC\_V

 conecta os principais componentes do pipeline

 envia sinais de controle que serão usados para configurar a execução das instruções

```
logic [6:0] opcode;
logic ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, JALRSel, JALSel, Halt;
logic [1:0] ALUop;
logic [1:0] ALUop_Reg;
logic [6:0] Funct7;
logic [2:0] Funct3;
logic [3:0] Operation;
```

```
Controller c (
    opcode,
    ALUSrc,
    MemtoReg,
    RegWrite,
    MemRead,
    MemWrite,
    ALUop,
    Branch,
    JALRSel,
    JALSel,
    Halt
);
ALUController ac (
    ALUop_Reg,
    Funct7,
    Funct3,
    Operation
);
```

```
Datapath dp (
    clk,
    reset,
    RegWrite,
    MemtoReg,
    ALUSrc,
    MemWrite,
    MemRead,
    Branch,
    JALRSel,
    JALSel,
    Halt,
    ALUop,
    Operation,
    opcode,
    Funct7,
    Funct3,
    ALUop_Reg,
    WB_Data,
    reg_num,
    reg_data,
    reg_write_sig,
    wr,
    rd,
    addr,
    wr_data,
    rd_data
);
```

# RISC\_V





# »»» OBRIGADA PELA ««« ATENÇÃO!