

# PROJETO RISC-V

**Implementando o ISA  
RV32I**



# INTEGRANTES



**Carolina Gabriela de Arruda Brito dos Santos (cgabs)**


**Isabela Maria De Moura Nascimento (immn)**

**Karina Lima de Oliveira (klo)**

**Kauanny Karolinna Davalon Araujo E Barros (kkdab)**


**Maria Clara Laranjeira Tenorio (mclt)**






# Quais arquivos foram modificados?

Branch Unit



ALUController



Controller

imm\_Gen

ALU

Datapath

RISC\_V

RegPack

DataMemory

assembler.py





# Datapath

- Responsável pela execução das instruções, movimentação de dados e operações lógicas e aritméticas.
- Para suportar o halt, o jal e o jalr, adicionamos três novos sinais de controle.
- No bloco ID\_EX\_Reg B, adicionamos B.Halt, B.JALRSel e B.JALSel, então atribuímos Halt, JALRSel e JALSel a eles, respectivamente. Para que não sejam ignorados.
- No bloco BranchUnit #(9) brunit, adicionamos B.JALSel, B.JALRSel e B.Halt. Para a unidade de controle de desvios suportas as adições.
- Os blocos EX\_MEM\_Reg C e MEM\_WB\_Reg D foram alterados para permitir que sejam reconhecidos na fase MEM e processados na fase WB
- Nova multiplexação no ultimo bloco para selecionar o valor final correto para o endereço de retorno.





# Datapath

```
13  input logic          clk,
14  reset,
15  RegWrite,
16  MemtoReg, // Register file writing enable // Memory or ALU MUX
17  ALUSrc,
18  MemWrite, // Register file or Immediate MUX // Memory Writing Enable
19  MemRead, // Memory Reading Enable
20  Branch, // Branch Enable
21  JALRSel, // Jump and link enable.
22  JALSel, // Jump and link register enable.
23  Halt,
24  input logic [1:0] ALUOp,
25  input logic [ALU_CC_W-1:0] ALU_CC, // ALU Control Code ( input of the ALU )
26  output logic [6:0] opcode,
27  output logic [6:0] Funct7,
28  output logic [2:0] Funct3,
29  output logic [1:0] ALUOp_Current,
30  output logic [DATA_W-1:0] WB_Data, //Result After the last MUX
```

```
138  always @(posedge clk) begin
139      if ((reset) || (Reg_Stall) || (PcSel)) // initialization or flush or generate a NOP if hazard
140          begin
141              B.ALUSrc <= 0;
142              B.Halt <= 0;
143              B.MemtoReg <= 0;
144              B.RegWrite <= 0;
145              B.MemRead <= 0;
146              B.MemWrite <= 0;
147              B.ALUOp <= 0;
148              B.Branch <= 0;
149              B.JALRSel <= 0;
150              B.JALSel <= 0;
151              B.Curr_Pc <= 0;
152              B.RD_One <= 0;
153              B.RD_Two <= 0;
154              B.RS_One <= 0;
155              B.RS_Two <= 0;
156              B.rd <= 0;
157              B.ImmG <= 0;
158              B.func3 <= 0;
159              B.func7 <= 0;
160              B.Curr_Instr <= A.Curr_Instr; //debug tmp
```

```
161  end else begin
162      B.ALUSrc <= ALUSrc;
163      B.Halt <= Halt;
164      B.MemtoReg <= MemtoReg;
165      B.RegWrite <= RegWrite;
166      B.MemRead <= MemRead;
167      B.MemWrite <= MemWrite;
168      B.ALUOp <= ALUOp;
169      B.Branch <= Branch;
170      B.JALRSel <= JALRSel;
171      B.JALSel <= JALSel;
172      B.Curr_Pc <= A.Curr_Pc;
173      B.RD_One <= Reg1;
174      B.RD_Two <= Reg2;
175      B.RS_One <= A.Curr_Instr[19:15];
176      B.RS_Two <= A.Curr_Instr[24:20];
177      B.rd <= A.Curr_Instr[11:7];
178      B.ImmG <= ExtImm;
179      B.func3 <= A.Curr_Instr[14:12];
180      B.func7 <= A.Curr_Instr[31:25];
181      B.Curr_Instr <= A.Curr_Instr; //debug tmp
182  end
183  end
```



# Datapath

```
244 // EX_MEM_Reg C;
245 always @(posedge clk) begin
246     if (reset) // initialization
247         begin
248             C.RegWrite <= 0;
249             C.MemtoReg <= 0;
250             C.MemRead <= 0;
251             C.MemWrite <= 0;
252             C.JALSel <= 0;
253             C.Pc_Imm <= 0;
254             C.Pc_Four <= 0;
255             C.Imm_Out <= 0;
256             C.Alu_Result <= 0;
257             C.RD_Two <= 0;
258             C.rd <= 0;
259             C.func3 <= 0;
260             C.func7 <= 0;
261         end else begin
262             C.RegWrite <= B.RegWrite;
263             C.MemtoReg <= B.MemtoReg;
264             C.MemRead <= B.MemRead;
265             C.MemWrite <= B.MemWrite;
266             C.JALSel <= B.JALSel;
267             C.Pc_Imm <= BrImm;
268             C.Pc_Four <= Old_PC_Four;
269             C.Imm_Out <= B.ImmG;
270             C.Alu_Result <= ALUResult;
271             C.RD_Two <= FBmux_Result;
272             C.rd <= B.rd;
273             C.func3 <= B.func3;
274             C.func7 <= B.func7;
275             C.Curr_Instr <= B.Curr_Instr; // debug tmp
276         end
277     end
```

```
230 BranchUnit #(9) brunit (
231     B.Curr_Pc,
232     B.ImmG,
233     B.Branch,
234     B.JALSel,
235     B.JALRSel,
236     B.Halt,
237     ALUResult,
238     BrImm,
239     Old_PC_Four,
240     BrPC,
241     PcSel
242 );
```





# Datapath

```
296 // MEM_WB_Reg D;
297 always @(posedge clk) begin
298     if (reset) // initialization
299         begin
300             D.RegWrite <= 0;
301             D.MemtoReg <= 0;
302             D.JALSel <= 0;
303             D.Pc_Imm <= 0;
304             D.Pc_Four <= 0;
305             D.Imm_Out <= 0;
306             D.Alu_Result <= 0;
307             D.MemReadData <= 0;
308             D.rd <= 0;
309         end else begin
310             D.RegWrite <= C.RegWrite;
311             D.MemtoReg <= C.MemtoReg;
312             D.JALSel <= C.JALSel;
313             D.Pc_Imm <= C.Pc_Imm;
314             D.Pc_Four <= C.Pc_Four;
315             D.Imm_Out <= C.Imm_Out;
316             D.Alu_Result <= C.Alu_Result;
317             D.MemReadData <= ReadData;
318             D.rd <= C.rd;
319             D.Curr_Instr <= C.Curr_Instr;
320         end
321     end
```

```
324 mux2 #(32) resmux (
325     D.Alu_Result,
326     D.MemReadData,
327     D.MemtoReg,
328     temp
329 );
330 mux2 #(32) jalmux(
331     temp,
332     D.Pc_Four,
333     D.JALSel,
334     WrmuxSrc
335 );
```





# RegPack

```
8 // Reg B
9 typedef struct packed {
10     logic    ALUSrc;
11     logic    Halt;
12     logic    MemtoReg;
13     logic    RegWrite;
14     logic    MemRead;
15     logic    MemWrite;
16     logic [1:0] ALUOp;
17     logic    Branch;
18     logic    JALRSel;
19     logic    JALSel;
20     logic [8:0] Curr_Pc;
21     logic [31:0] RD_One;
22     logic [31:0] RD_Two;
23     logic [4:0] RS_One;
24     logic [4:0] RS_Two;
25     logic [4:0] rd;
26     logic [31:0] ImmG;
27     logic [2:0] func3;
28     logic [6:0] func7;
29     logic [31:0] Curr_Instr;
30 } id_ex_reg;
```

```
32 // Reg C
33 typedef struct packed {
34     logic    RegWrite;
35     logic    MemtoReg;
36     logic    MemRead;
37     logic    MemWrite;
38     logic    JALSel;
39     logic [31:0] Pc_Imm;
40     logic [31:0] Pc_Four;
41     logic [31:0] Imm_Out;
42     logic [31:0] Alu_Result;
43     logic [31:0] RD_Two;
44     logic [4:0] rd;
45     logic [2:0] func3;
46     logic [6:0] func7;
47     logic [31:0] Curr_Instr;
48 } ex_mem_reg;
49
50 // Reg D
51 typedef struct packed {
52     logic    RegWrite;
53     logic    MemtoReg;
54     logic    JALSel;
55     logic [31:0] Pc_Imm;
56     logic [31:0] Pc_Four;
57     logic [31:0] Imm_Out;
58     logic [31:0] Alu_Result;
59     logic [31:0] MemReadData;
60     logic [4:0] rd;
61     logic [31:0] Curr_Instr;
62 } mem_wb_reg;
```

- Otimiza o salvamento e restauração de registradores em chamadas de função e trocas de contexto, reduzindo acessos à memória e melhorando a eficiência.
- Compacta e recompacta registradores, economizando espaço e acelerando operações






Figure 2.3: RISC-V base instruction formats showing immediate variants.

31	25	24	20	19	15	14	12	11	7	6	0
imm[11:5]		imm[4:0]		rs1		funct3		rd		opcode	
7		5		5		3		5		7	
0000000		shamt[4:0]		src		SLLI		dest		OP-IMM	
0000000		shamt[4:0]		src		SRLI		dest		OP-IMM	
0100000		shamt[4:0]		src		SRAI		dest		OP-IMM	

# imm\_Gen

```
`timescale 1ns / 1ps
```

```
module imm_Gen (  
    input logic [31:0] inst_code,  
    output logic [31:0] Imm_out  
);
```

```
always_comb
```

```
case (inst_code[6:0])
```

```
7'b0000011: /*I-type load part*/
```

```
Imm_out = {inst_code[31] ? 20'hFFFFFF : 20'b0, inst_code[31:20]};
```

```
7'b0010011: /*I-type*/ // Imediatas
```

```
case(inst_code[14:12])
```

```
3'b001: /*SLLI*/
```

```
Imm_out = inst_code[24:20];
```

```
3'b101: /*SRLI, SRAI*/
```

```
Imm_out = inst_code[24:20];
```

```
default: /*ADDI, SLTI*/
```

```
Imm_out = {inst_code[31] ? 20'hFFFFFF : 20'b0, inst_code[31:20]};
```

```
endcase
```

```
7'b0100011: /*S-type*/
```

```
Imm_out = {inst_code[31] ? 20'hFFFFFF : 20'b0, inst_code[31:25], inst_code[11:7]};
```

```
7'b1100011: /*B-type*/
```

```
Imm_out = {
```

```
    inst_code[31] ? 19'h7FFFF : 19'b0,
```

```
    inst_code[31],
```

```
    inst_code[7],
```

```
    inst_code[30:25],
```

```
    inst_code[11:8],
```

```
    1'b0
```

```
};
```

```
7'b1101111: /*J-type*/ // JAL
```

```
Imm_out = {
```

```
    inst_code[31] ? 11'h7FF : 11'b0,
```

```
    inst_code[31],
```

```
    inst_code[19:12],
```

```
    inst_code[20],
```

```
    inst_code[30:21],
```

```
    1'b0
```

```
};
```

```
7'b1100111: // JALR
```

```
Imm_out = {inst_code[31] ? 20'hFFFFFF : 20'b0, inst_code[31:20]};
```

```
default: Imm_out = {32'b0};
```

```
endcase
```

```
endmodule
```



```
logic [6:0] R_TYPE, LW, SW, BR, I_TYPE, JAL, JALR, HALT;
```

```
assign R_TYPE = 7'b0110011; //funcoes que usam reg
```

```
assign I_TYPE = 7'b0010011; //funcoes imediatas
```

```
assign LW = 7'b0000011; //lw
```

```
assign SW = 7'b0100011; //sw
```

```
assign BR = 7'b1100011; //beq
```

```
assign JAL = 7'b1101111; // JAL
```

```
assign JALR = 7'b1100111; // JALR
```

```
assign HALT = 7'b1111111; //HALT
```

# Controller



- **ALUSrc:**
  - 0 - 2º operador é um registrador
  - 1 - 2º operador refere-se ao valor imediato ou deslocamento
- **MemtoReg:**
  - 0 - Valor a ser escrito vai ser recebido da ALU
  - 1 - Valor a ser escrito vai ser recebido do data memory
- **RegWrite:** caso 1, permite a escrita no registrador de destino
- **MemRead :** caso 1, permite a leitura da memória
- **MemWrite:** Caso 1, permite escrever na memória de dados
- **ALUOp:** 00: LW/SW; 01:Branch; 10: R\I\_type; 11 - JALR

```
assign ALUSrc = (Opcode == LW || Opcode == SW || Opcode == I_TYPE || Opcode == JALR);
```

```
assign MemtoReg = (Opcode == LW);
```

```
assign RegWrite = (Opcode == R_TYPE || Opcode == LW || Opcode == I_TYPE || Opcode == JAL || Opcode == JALR);
```

```
assign MemRead = (Opcode == LW);
```

```
assign MemWrite = (Opcode == SW);
```

```
assign ALUOp[0] = (Opcode == BR || Opcode == JALR);
```

```
assign ALUOp[1] = (Opcode == R_TYPE || Opcode == I_TYPE || Opcode == JALR);
```

```
assign Branch = (Opcode == BR);
```

```
assign JALSel = (Opcode == JAL || Opcode == JALR);
```

```
assign JALRSel = (Opcode == JALR);
```


```
assign Halt = (Opcode == HALT);
```

```
endmodule
```

# assembler.py

- Arquivo em Python responsável pela “tradução” das instruções dadas, utilizando opcode, registradores e valores usados para cada instrução.

000: 01111111;    -- halt  
001: 00000000;  
002: 00000000;  
003: 00000000;



## • OPCODE

```
# bits 0-6  
opcode = {  
    "lui": "0110111",  
    ...  
    "and": "0110011",  
    "halt": "1111111",  
}
```

## • TRADUTOR

```
# translates an instruction to binary (assembly to machine code)  
def translate_instruction(instruction):  
    instr = instruction.split(" ")[0].strip()  
  
    if instr == "halt":  
        binary = "0" * 25 + opcode[instr] #Correção do halt (32 bits)  
    return binary
```

# ALU

Realiza as operações em si

```
case(Operation)
4'b0000:      // AND
    ALUResult = SrcA & SrcB;
    4'b0001:      // OR
    ALUResult = SrcA | SrcB;
4'b0010:      // XOR
    ALUResult = SrcA ^ SrcB;
4'b0011:      // ADD, ADDI, LW, SW
    ALUResult = $signed(SrcA) + $signed(SrcB);
4'b0100:      // BNE
    ALUResult = (SrcA != SrcB) ? 1 : 0;
4'b0101:      // BLT
    ALUResult = (SrcA < SrcB) ? 1 : 0;
4'b0110:      // BGE
    ALUResult = (SrcA >= SrcB) ? 1 : 0;
4'b0111:      // SLT, SLTI
    ALUResult = (SrcA < SrcB) ? 1 : 0;
4'b1000:      // BEQ
    ALUResult = (SrcA == SrcB) ? 1 : 0;
4'b1001:      // SUB
    ALUResult = $signed(SrcA) - $signed(SrcB);
```

```
4'b1010:      // SRAI
    ALUResult = $signed(SrcA) >>> $signed(SrcB);
4'b1011:      // SRLI
    ALUResult = SrcA >> SrcB;
4'b1100:      // SLLI
    ALUResult = SrcA << SrcB;
4'b1101:      // JAL/JALR
    ALUResult = SrcA;
default:
    ALUResult = 0;
```



# ALU Controller

- Padrão de AluOp, Funct3 e Funct7 foram visualizados através da documentação do RISC-V e do Controller
- ALUOp: 00: LW/SW; 01: Branch; 10: R/I\_type; 11 - JALR
- Ex: SUB (1001)

```
assign Operation[3] = (((ALUOp == 2'b01) && (Funct3 == 3'b000)) || // Branch-Beq
((ALUOp == 2'b10) && (Funct3 == 3'b000) && (Funct7 == 7'b0100000)) || // R/I-Sub
((ALUOp == 2'b10) && (Funct3 == 3'b101) && (Funct7 == 7'b0100000)) || // R/I-Srai
((ALUOp == 2'b10) && (Funct3 == 3'b101) && (Funct7 == 7'b0000000)) || // R/I-Srli
((ALUOp == 2'b10) && (Funct3 == 3'b001) && (Funct7 == 7'b0000000)) || // R/I-Slli
((ALUOp == 2'b11) && (Funct3 == 3'b000))); // U-Jal/Jar1
```





# Branch Unit

```
module BranchUnit #(
    parameter PC_W = 9
) (
    input logic [PC_W-1:0] Cur_PC,
    input logic [31:0] Imm,
    input logic Branch,
    input logic JALSel,
    input logic JALRSel,
    input logic Halt,
    input logic [31:0] ALUResult,
    output logic [31:0] PC_Imm,
    output logic [31:0] PC_Four,
    output logic [31:0] BrPC,
    output logic PcSel
);
```

- **Vai receber:**
  - **PC atual**
  - **Sinais de controle do Controller**
  - **Imm do Imm\_Gen**
  - **ALUResult da ALU**
- **Vai enviar:**
  - **PcSel e BrPc** para um mux para realizar a seleção da próxima instrução a ser lida
  - **PC\_Imm e PC\_Four** vão passar pelos estágios restantes até chegar na fase Write-Back, onde haverá um mux para escolher qual valor será escrito de volta no registrador de destino

# Branch Unit

```
logic Branch_Sel;
logic [31:0] PC_Full;

assign PC_Full = {23'b0, Cur_PC};

assign PC_Imm = (JALRSel) ? (ALUResult + Imm) : (PC_Full + Imm);
assign PC_Four = PC_Full + 32'b100;
assign Branch_Sel = (Branch && ALUResult[0]) || JALSel;

assign BrPC = (Branch_Sel) ? PC_Imm : ((Halt) ? PC_Full : 32'b0);
assign PcSel = Branch_Sel || JALSel || Halt;
```

- PC\_Full = zero-extension do Cur\_PC
- PC\_Imm = endereço de destino para saltos
- PC\_Four = próxima instrução sequencial (PC+4)
- BrPC = endereço efetivo em caso de branch ou halt
- PcSel = sinal de seleção do próximo PC

# Datamemory

```
`timescale 1ns / 1ps

module datamemory #(
    parameter DM_ADDRESS = 9,
    parameter DATA_W = 32
) (
    input logic clk,
    input logic MemRead, // comes from control unit
    input logic MemWrite, // Comes from control unit
    input logic [DM_ADDRESS - 1:0] a, // Read / Write address - 9 LSB bits of the ALU output
    input logic [DATA_W - 1:0] wd, // Write Data
    input logic [2:0] Funct3, // bits 12 to 14 of the instruction
    output logic [DATA_W - 1:0] rd // Read Data
);

    logic [31:0] raddress;
    logic [31:0] waddress;
    logic [31:0] Datain;
    logic [31:0] Dataout;
    logic [ 3:0] Wr;

    Memoria32Data mem32 (
        .raddress(raddress),
        .waddress(waddress),
        .Clk(~clk),
        .Datain(Datain),
        .Dataout(Dataout),
        .Wr(Wr)
    );
```

- **recebe sinais de leitura e escrita, junto com um endereço de dados**
- **a: endereço da memória que será acessado**
- **wd: dado que será escrito na memória**
- **rd: dado que será lido da memória**



# Datamemory

lb	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]	
lh	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]	
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]	
lbu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
lhu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
sh	Store Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]	
sw	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	





# Datamemory

```
always_ff @(*) begin
    raddress = {{22{1'b0}}, a};
    waddress = {{22{1'b0}}, {a[8:2], {2{1'b0}}}};
    Datain = wd;
    Wr = 4'b0000;

    if (MemRead) begin
        case (Funct3)
            3'b010: begin //LW
                rd <= Dataout;
            end
            3'b000: begin //LB
                rd <= $signed(Dataout[7:0]);
            end
            3'b001:begin //LH
                rd <= $signed(Dataout[15:0]);
            end
            3'b100:begin //LBU
                rd <= $signed({24'b0,Dataout[7:0]});
            end
            default: rd <= Dataout;
        endcase
    end
end
```



# Datamemory

```
end else if (MemWrite) begin
  case (Funct3)
    3'b010: begin //SW
      Wr <= 4'b1111; //ativa a escrita de todos os 4 bytes (bits [31:0])
      Datain <= wd;
    end
    3'b000: begin //SB
      Wr <= 4'b0001; //ativa a escrita somente do byte menos significativo (bits [7:0])
      Datain[7:0] <= wd;
    end
    3'b001: begin //SH
      Wr <= 4'b0011; //ativa a escrita dos bytes menos significativos (bits [15:0])
      Datain[15:0] <= wd;
    end
    default: begin
      Wr <= 4'b1111;
      Datain <= wd;
    end
  endcase
end
end
```



# RISC\_V

- conecta os principais componentes do pipeline

```
`timescale 1ns / 1ps

module riscv #(
    parameter DATA_W = 32
) (
    input logic clk,
    reset, // clock and reset signals
    output logic [31:0] WB_Data, // The ALU_Result

    output logic [4:0] reg_num,
    output logic [31:0] reg_data,
    output logic reg_write_sig,

    output logic wr,
    output logic rd,
    output logic [8:0] addr,
    output logic [DATA_W-1:0] wr_data,
    output logic [DATA_W-1:0] rd_data
);
```

```
    logic [6:0] opcode;
    logic ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, JALRSel, JALSel, Halt;
    logic [1:0] ALUop;
    logic [1:0] ALUop_Reg;
    logic [6:0] Funct7;
    logic [2:0] Funct3;
    logic [3:0] Operation;
```

- envia sinais de controle que serão usados para configurar a execução das instruções

```
Controller c (  
    opcode,  
    ALUSrc,  
    MemtoReg,  
    RegWrite,  
    MemRead,  
    MemWrite,  
    ALUop,  
    Branch,  
    JALRSel,  
    JALSel,  
    Halt  
);
```


```
ALUController ac (  
    ALUop_Reg,  
    Funct7,  
    Funct3,  
    Operation  
);
```

```
Datapath dp (  
    clk,  
    reset,  
    RegWrite,  
    MemtoReg,  
    ALUSrc,  
    MemWrite,  
    MemRead,  
    Branch,  
    JALRSel,  
    JALSel,  
    Halt,  
    ALUop,  
    Operation,  
    opcode,  
    Funct7,  
    Funct3,  
    ALUop_Reg,  
    WB_Data,  
    reg_num,  
    reg_data,  
    reg_write_sig,  
    wr,  
    rd,  
    addr,  
    wr_data,  
    rd_data  
);
```

# RISC\_V







**OBRIGADA PELA  
ATENÇÃO!**

