

Isander Paris Santiago

isander.paris@upr.edu



EDUCATION

University of Puerto Rico – Mayagüez
B.S. in Computer Engineering

Expected Dec 2026

Relevant Coursework: Microprocessors, Computer Architecture, Digital Design, Computer Networks Fundamentals, Operating Systems, Advanced Programming, Data Structures, Database Systems

EXPERIENCE

CIRACET | *Software Engineering Intern*

Summer 2026

- Built and deployed a **risk and opportunity management dashboard** with **SharePoint Framework (SPFx)**, giving teams one place to track and visualize project risks and opportunities.
- Proposed a new **risk analysis matrix** that gives every project the same criteria for rating risk levels.

L3Harris Technologies | *Image Science Intern, Space & Airborne Systems*

Summer 2025

- Worked on the development and training of the company's **internal AI model** as part of the Image Science team.
- Ran the model on the company's real project data and reached **85% accuracy**.
- Wrote **scripts** to extract and analyze project data, cutting down the manual work in the team's workflow.

MIT Lincoln Laboratory | *Undergraduate Research Assistant*

Fall 2024

- Led the first phase of a research project that aims to use **unmanned aerial systems (UAS)** and **computer vision** to detect structural damage to buildings after natural disasters.
- Focused this first phase on building the right **custom image dataset** for the problem.
- Trained initial **machine learning** models in **Python** and **PyTorch** that classified structural damage with **92% accuracy**.

Aon Robotics (UPRM) | *Co-Captain*

Jan 2023 – Dec 2023

- Co-led a university robotics team that designs, builds, and programs **autonomous** and **driver-controlled robots** for VEX competitions.
- Led development of the robot's **autonomous routine** in C++ using the **PROS** framework.
- Represented UPRM at the **2023 VEX Robotics World Championship**, where our team won the **Excellence Award**.

PROJECTS & CERTIFICATIONS

FPGA Design Bootcamp | *Certificate*

Spring 2026

- Learned FPGA fundamentals and the **Xilinx Vivado Design Suite**.
- Built a working **"Simon Says" game** on a physical **FPGA board**, taking it from design through synthesis and hardware testing.

SPARC Pipeline

Fall 2025

- Designed and built a **5-stage pipelined processor** in **Verilog** that executes bitwise instructions.
- Split execution into **fetch, decode, execute, memory, and write-back** stages so multiple instructions run at the same time.

SKILLS

Languages: C++, Python, Verilog, SQL

Tools: PyTorch, Xilinx Vivado, SharePoint (SPFx), Flutter, Git, Power BI

Soft Skills: Leadership, Problem-Solving, Communication, Teamwork

————— if you knew you couldn't fail, how big would you dream? —————