

SSD202D INTR_CTRL Module Description







© 2022 SigmaStar Technology Corp. All rights reserved.

SigmaStar Technology makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, non-infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by SigmaStar Technology arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

SigmaStar is a trademark of SigmaStar Technology Corp. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.



1. REGISTER DESCRIPTION

1.1. INTR_CTRL Register (Bank = 1009)

INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
00h	REG100900	7:0	Default: 0x00	Access : R/W
(100900h)	HSTO_FIQ_FORCE_15_0_[7:0]	7:0	Force to issue fiq interrupt[1 force/force.	5:0] to hst0;
00h	REG100901	7:0	Default: 0x00	Access : R/W
(100901h)	HST0_FIQ_FORCE_15_0_[1 5:8]	7:0	See description of '100900h'	8/11
01h	REG100902	7:0	Default: 0x00	Access: R/W
(100902h)	HST0_FIQ_FORCE_31_16_[7:0]	7:0	Force to issue fiq interrupt[3 force/force.	1:16] to hst0;
01h	REG100903	7:0	Default: 0x00	Access : R/W
(100903h)	HST0_FIQ_FORCE_31_16_[15:8]	7:0	See description of '100902h'	
02h	REG100904	7:0	Default: 0x00	Access : R/W
(100904h)	HST0_FIQ_FORCE_47_32_[7:0]	7:0	Force to issue fiq interrupt[4 force/force.	7:32] to hst0;
02h	REG100905	7:0	Default: 0x00	Access : R/W
(100905h)	HST0_FIQ_FORCE_47_32_[15:8]	7:0	See description of '100904h'	
03h	REG100906	7:0	Default : 0xFF	Access : R/W
(100906h)	HSTO_FIQ_FORCE_63_48_[7:0]	7:0	Force to issue fiq interrupt[6 not force/force.	3: 48] to hst0;
03h	REG100907	7:0	Default: 0xFF	Access : R/W
(100907h)	HST0_FIQ_FORCE_63_48_[15:8]	7:0	See description of '100906h'	
04h	REG100908	7:0	Default : 0xFF	Access : R/W
(100908h)	HST0_FIQ_MASK_15_0_[7: 0]	7:0	Mask fig interrupt[15:0] for I	nst0; 0/1: not mask/mask.
04h	REG100909	7:0	Default: 0xFF	Access : R/W
(100909h)	HST0_FIQ_MASK_15_0_[15	7:0	See description of '100908h'	



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
	:8]			
05h	REG10090A	7:0	Default : 0xFF	Access: R/W
(10090Ah)	HST0_FIQ_MASK_31_16_[7 :0]	7:0	Mask fig interrupt[31:16] for	hst0; 0/1: not mask/mask.
05h	REG10090B	7:0	Default : 0xFF	Access: R/W
(10090Bh)	HST0_FIQ_MASK_31_16_[1 5:8]	7:0	See description of '10090Ah'.	
06h	REG10090C	7:0	Default: 0xFF	Access : R/W
(10090Ch)	HST0_FIQ_MASK_47_32_[7 :0]	7:0	Mask fig interrupt[47:32] for	hst0; 0/1: not mask/mask.
06h	REG10090D	7:0	Default : 0xFF	Access: R/W
(10090Dh)	HST0_FIQ_MASK_47_32_[1 5:8]	7:0	See description of '10090Ch'.	17
07h	REG10090E	7:0	Default : 0xFF	Access: R/W
(10090Eh)	HST0_FIQ_MASK_63_48_[7 :0]	7:0	Mask fig interrupt[63: 48] for	hst0; 0/1: not mask/mask.
07h	REG10090F	7:0	Default : 0xFF	Access : R/W
(10090Fh)	HST0_FIQ_MASK_63_48_[1 5:8]	7:0	See description of '10090Eh'.	
08h	REG100910	7:0	Default : 0x00	Access : R/W
(100910h)	HSTO_FIQ_POLARITY_15_0 _[7:0]	7:0	Reverse fiq interrupt[15:0] p reverse/reverse.	olarity for hst0; 0/1: not
08h	REG100911	7:0	Default: 0x00	Access : R/W
(100911h)	HST0_FIQ_POLARITY_15_0 _[15:8]	7:0	See description of '100910h'.	
09h	REG100912	7:0	Default: 0x00	Access : R/W
(100912h)	HSTO_FIQ_POLARITY_31_1 6_[7:0]	7:0	Reverse fiq interrupt[31:16] polarity for hst0; 0/1: not reverse/reverse.	
09h	REG100913	7:0	Default: 0x00	Access : R/W
(100913h)	HST0_FIQ_POLARITY_31_1 6_[15:8]	7:0	See description of '100912h'.	
OAh	REG100914	7:0	Default: 0x00	Access : R/W
(100914h)	HST0_FIQ_POLARITY_47_3 2_[7:0]	7:0	Reverse fiq interrupt[47:32] polarity for hst0; 0/1: not reverse/reverse.	
0Ah	REG100915	7:0	Default: 0x00	Access : R/W



Index (Absolute)	Mnemonic	Bit	Description	
(100915h)	HST0_FIQ_POLARITY_47_3 2_[15:8]	7:0	See description of '100914h'.	
OBh	REG100916	7:0	Default: 0x00	Access : R/W
(100916h)	HSTO_FIQ_POLARITY_63_4 8_[7:0]	7:0	Reverse fiq interrupt[63: 48] reverse/reverse.	polarity for hst0; 0/1: not
OBh	REG100917	7:0	Default: 0x00	Access : R/W
(100917h)	HSTO_FIQ_POLARITY_63_4 8_[15:8]	7:0	See description of '100916h'.	
OCh	REG100918	7:0	Default: 0x00	Access : R/W
(100918h)	HSTO_FIQ_STATUS_15_0_[7:0]	7:0	Read for the status of fiq into Write 1 to clear fiq interrupt[
)Ch	REG100919	7:0	Default: 0x00	Access : R/W
(100919h)	HST0_FIQ_STATUS_15_0_[15:8]	7:0	See description of '100918h'.	
ODh	REG10091A	7:0	Default: 0x00	Access: R/W
(10091Ah)	HSTO_FIQ_STATUS_31_16_ [7:0]	7:0	Read for the status of fiq interrupt[31:16] for hst0; Write 1 to clear fiq interrupt[31:16] of hst0.	
ODh	REG10091B	7:0	Default: 0x00	Access : R/W
(10091Bh)	HST0_FIQ_STATUS_31_16_ [15:8]	7:0	See description of '10091Ah'	
DEh	REG10091C	7:0	Default: 0x00	Access : R/W
(100 <mark>91</mark> Ch)	HSTO_FIQ_STATUS_47_32_ [7:0]	7:0	Read for the status of fiq into Write 1 to clear fiq interrupt[• -
DEh	REG10091D	7:0	Default: 0x00	Access : R/W
(10091Dh)	HST0_FIQ_STATUS_47_32_ [15:8]	7:0	See description of '10091Ch'	
OFh	REG10091E	7:0	Default: 0x00	Access : R/W
(10091Eh)	HSTO_FIQ_STATUS_63_48_ [7:0]	7:0	Read for the status of fiq interrupt[63: 48] for hst0; Write 1 to clear fiq interrupt[63: 48] of hst0.	
OFh	REG10091F	7:0	Default: 0x00	Access : R/W
(10091Fh)	HSTO_FIQ_STATUS_63_48_ [15:8]	7:0	See description of '10091Eh'.	
10h	REG100920	7:0	Default: 0x00	Access : R/W
(100920h)	HSTO_IRQ_FORCE_15_0_[7 :0]	7:0	Force to issue irq interrupt[1 force/force.	5:0] to hst0;



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
10h	REG100921	7:0	Default: 0x00	Access: R/W
(100921h)	HST0_IRQ_FORCE_15_0_[1 5:8]	7:0	See description of '100920h'.	
11h	REG100922	7:0	Default: 0x00	Access : R/W
(100922h)	HST0_IRQ_FORCE_31_16_[7:0]	7:0	Force to issue irq interrupt[3 force/force.	1:16] to hst0;
11h	REG100923	7:0	Default: 0x00	Access : R/W
(100923h)	HST0_IRQ_FORCE_31_16_[15:8]	7:0	See description of '100922h'.	117
12h	REG100924	7:0	Default: 0x00	Access : R/W
(100924h)	HST0_IRQ_FORCE_47_32_[7:0]	7:0	Force to issue irq interrupt[4 force/force.	7:32] to hst0;
12h	REG100925	7:0	Default : 0x00	Access: R/W
(100925h)	HST0_IRQ_FORCE_47_32_[15:8]	7:0	See description of '100924h'.	
(10000(1)	REG100926	7:0	Default : 0xFF	Access : R/W
(100926h)	HST0_IRQ_FORCE_63_48_[7:0]	7:0	Force to issue irq interrupt[63: 48] to hst0; 0/1: not force/force.	
13h	REG100927	7:0-	Default: 0xFF	Access : R/W
(100927h)	HST0_IRQ_FORCE_63_48_[15:8]	7:0	See description of '100926h'.	
14h	REG100928	7:0	Default: 0xFF	Access : R/W
(100928h)	HST0_IRQ_MASK_15_0_[7: 0]	7:0	Mask irq interrupt[15:0] for h	nst0; 0/1: not mask/mask.
14h	REG100929	7:0	Default : 0xFF	Access : R/W
(100929h)	HST0_IRO_MASK_15_0_[15 :8]	7:0	See description of '100928h'.	
15h	REG10092A	7:0	Default: 0xFF	Access : R/W
(10092Ah)	HST0_IRQ_MASK_31_16_[7:0]	7:0	Mask irq interrupt[31:16] for	hst0; 0/1: not mask/mask.
15h	REG10092B	7:0	Default: 0xFF	Access : R/W
(10092Bh)	HST0_IRQ_MASK_31_16_[1 5:8]	7:0	See description of '10092Ah'.	
16h	REG10092C	7:0	Default : 0xFF	Access : R/W
(10092Ch)	HST0_IRQ_MASK_47_32_[7	7:0	Mask irq interrupt[47:32] for	hst0; 0/1: not mask/mask.



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
	:0]			
16h	REG10092D	7:0	Default : 0xFF	Access : R/W
(10092Dh)	HST0_IRQ_MASK_47_32_[1 5:8]	7:0	See description of '10092Ch'.	
17h	REG10092E	7:0	Default : 0xFF	Access : R/W
(10092Eh)	HST0_IRQ_MASK_63_48_[7 :0]	7:0	Mask irq interrupt[63: 48] for	r hst0; 0/1: not mask/mask
17h	REG10092F	7:0	Default: 0xFF	Access : R/W
(10092Fh)	HST0_IRQ_MASK_63_48_[1 5:8]	7:0	See description of '10092Eh'.	A.V
18h	REG100930	7:0	Default: 0x00	Access : R/W
(100930h)	HST0_IRQ_POLARITY_15_0 _[7:0]	7:0	Reverse irq interrupt[15:0] polarity for hst0; 0/1: not reverse/reverse.	
18h	REG100931	7:0	Default: 0x00	Access : R/W
(100931h) HST0_IRQ_POLARITY_19 _[15:8]		7:0	See description of '100930h'.	
19h	REG100932	7:0	Default: 0x00	Access : R/W
(100932h)	HSTO_IRQ_POLARITY_31_1 6_[7:0]	7:0	Reverse irq interrupt[31:16] reverse/reverse.	polarity for hst0; 0/1: not
19h	REG100933	7:0	Default: 0x00	Access : R/W
(100933h)	HST0_IRQ_POLARITY_31_1 6_[15:8]	7:0	See description of '100932h'.	
1Ah	REG100934	7:0	Default: 0x00	Access : R/W
(100934h)	HST0_IRQ_POLARITY_47_3 2_[7:0]	7:0	Reverse irq interrupt[47:32] reverse/reverse.	polarity for hst0; 0/1: not
1Ah	REG100935	7:0	Default: 0x00	Access : R/W
(100935h)	HST0_IRQ_POLARITY_47_3 2_[15:8]	7:0	See description of '100934h'.	
1Bh	REG100936	7:0	Default: 0x00	Access : R/W
(100936h)	HSTO_IRQ_POLARITY_63_4 8_[7:0]	7:0	Reverse irq interrupt[63: 48] reverse/reverse.	polarity for hst0; 0/1: not
1Bh	REG100937	7:0	Default: 0x00	Access : R/W
(100937h)	HST0_IRQ_POLARITY_63_4 8_[15:8]	7:0	See description of '100936h'.	
1Ch	REG100938	7:0	Default: 0x00	Access : RO



	Register (Bank = 1009)	D.11		
Index (Absolute)	Mnemonic	Bit	Description	
(100938h)	HST0_IRQ_STATUS_15_0_[7:0]	7:0	Read for the status of irq interrupt[15:0] for hst0;	
1Ch	REG100939	7:0	Default: 0x00 Access: RO	
(100939h)	HST0_IRQ_STATUS_15_0_[15:8]	7:0	See description of '100938h'.	
1Dh	REG10093A	7:0	Default: 0x00 Access: RO	
(10093Ah)	HST0_IRQ_STATUS_31_16 _[7:0]	7:0	Read for the status of irq interrupt[31:16] for hst0;	
1Dh	REG10093B	7:0	Default: 0x00 Access: RO	
(10093Bh)	HST0_IRQ_STATUS_31_16 _[15:8]	7:0	See description of '10093Ah'.	
1Eh	REG10093C	7 :0	Default: 0x00 Access: RO	
(10093Ch)	HST0_IRQ_STATUS_47_32 _[7:0]	7:0	Read for the status of irq interrupt[47:32] for hst0;	
1Eh	REG10093D	7:0	Default: 0x00 Access: RO	
(10093Dh)	HST0_IRQ_STATUS_47_32 _[15:8]	7:0	See description of '10093Ch'.	
1Fh	REG10093E	7:0	Default: 0x00 Access: RO	
(10093Eh)	HST0_IRQ_STATUS_63_48 _[7:0]	7:0	Read for the status of irq interrupt[63: 48] for hst0;	
1Fh	REG10093F	7:0	Default: 0x00 Access: RO	
(100 <mark>93</mark> Fh)	HST0_IRQ_STATUS_63_48 _[15:8]	7:0	See description of '10093Eh'.	
20h	REG100940	7:0	Default: 0x00 Access: R/W	
(100940h)	HST1_FIQ_FORCE_15_0_[7 :0]	7:0	Force to issue fiq interrupt[15:0] to hst1;	
20h	REG100941	7:0	Default: 0x00 Access: R/W	
(100941h)	HST1_FIQ_FORCE_15_0_[1 5:8]	7:0	See description of '100940h'.	
21h	REG100942	7:0	Default: 0x00 Access: R/W	
(100942h)	HST1_FIQ_FORCE_31_16_[7:0]	7:0	Force to issue fiq interrupt[31:16] to hst1; 0/1 : no force/force.	
21h	REG100943	7:0	Default: 0x00 Access: R/W	
(100943h)	HST1_FIQ_FORCE_31_16_[15:8]	7:0	See description of '100942h'.	



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
22h	REG100944	7:0	Default: 0x00	Access : R/W
(100944h)	HST1_FIQ_FORCE_47_32_[7:0]	7:0	Force to issue fiq interrupt[4 force/force.	7:32] to hst1;
22h	REG100945	7:0	Default : 0x00	Access : R/W
(100945h)	HST1_FIQ_FORCE_47_32_[15:8]	7:0	See description of '100944h'.	
23h	REG100946	7:0	Default: 0xFF	Access : R/W
(100946h)	HST1_FIQ_FORCE_63_48_[7:0]	7:0	Force to issue fiq interrupt[6 not force/force.	3: 48] to hst1; 0/1 :
23h	REG100947	7:0	Default: 0xFF	Access : R/W
(100947h)	HST1_FIQ_FORCE_63_48_[15:8]	7:0	See description of '100946h'.	
24h	REG100948	7:0	Default : 0xFF	Access: R/W
(100948h)	HST1_FIQ_MASK_15_0_[7: 0]	7:0	Mask fiq interrupt[15:0] for hst1; 0/1: not mask/mask.	
(1000101)	REG100949	7:0	Default: 0xFF	Access : R/W
(100949h)	HST1_FIQ_MASK_15_0_[15 :8]	7:0	See description of '100948h'.	
25h	REG10094A	7:0	Default : 0xFF	Access : R/W
(10094Ah)	HST1_FIQ_MASK_31_16_[7 :0]	7:0	Mask fiq interrupt[31:16] for	hst1; 0/1: not mask/mask.
25h	REG10094B	7:0	Default: 0xFF	Access : R/W
(10094Bh)	HST1_FIQ_MASK_31_16_[1 5:8]	7:0	See description of '10094Ah'	
26h	REG10094C	7:0	Default : 0xFF	Access : R/W
(10094Ch)	HST1_FIQ_MASK_47_32_[7 :0]	7:0	Mask fiq interrupt[47:32] for	hst1; 0/1: not mask/mask.
26h	REG10094D	7:0	Default : 0xFF	Access : R/W
(10094Dh)	HST1_FIQ_MASK_47_32_[1 5:8]	7:0	See description of '10094Ch'	
27h	REG10094E	7:0	Default : 0xFF	Access : R/W
(10094Eh)	HST1_FIQ_MASK_63_48_[7 :0]	7:0	Mask fiq interrupt[63: 48] fo	r hst1; 0/1: not mask/mask.
27h	REG10094F	7:0	Default : 0xFF	Access : R/W
(10094Fh)	HST1_FIQ_MASK_63_48_[1	7:0	See description of '10094Eh'.	



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
	5:8]			
28h	REG100950	7:0	Default: 0x00	Access : R/W
(100950h)	HST1_FIQ_POLARITY_15_0 _[7:0]	7:0	Reverse fiq interrupt[15:0] p reverse/reverse.	olarity for hst1; 0/1: not
28h	REG100951	7:0	Default : 0x00	Access : R/W
(100951h)	HST1_FIQ_POLARITY_15_0 _[15:8]	7:0	See description of '100950h'.	
29h	REG100952	7:0	Default: 0x00	Access : R/W
(100952h)	HST1_FIQ_POLARITY_31_1 6_[7:0]	7:0	Reverse fiq interrupt[31:16] reverse/reverse.	polarity for hst1; 0/1: not
29h	REG100953	7:0	Default: 0x00	Access : R/W
(100953h)	HST1_FIQ_POLARITY_31_1 6_[15:8]	7:0	See description of '100952h'.	11/1/19
2Ah	REG100954	7:0	Default: 0x00	Access : R/W
(100954h)	HST1_FIQ_POLARITY_47_3 2_[7:0]	7:0	Reverse fig interrupt[47:32] polarity for hst1; 0/1: not reverse/reverse.	
2Ah	REG100955	7:0	Default: 0x00	Access : R/W
(100955h)	HST1_FIQ_POLARITY_47_3 2_[15:8]	7:0	See description of '100954h'.	
2Bh	REG100956	7:0	Default : 0x00	Access : R/W
(100956h)	HST1_FIQ_POLARITY_63_4 8_[7:0]	7:0	Reverse fiq interrupt[63: 48] reverse/reverse.	polarity for hst1; 0/1: not
2Bh	REG100957	7:0	Default: 0x00	Access : R/W
(100957h)	HST1_FIQ_POLARITY_63_4 8_[15:8]	7:0	See description of '100956h'.	
2Ch	REG100958	7:0	Default: 0x00	Access : R/W
(100958h)	HST1_FIQ_STATUS_15_0_[7:0]	7:0	Read for the status of fiq inte Write 1 to clear fiq interrupt[
2Ch	REG100959	7:0	Default: 0x00	Access : R/W
(100959h)	HST1_FIQ_STATUS_15_0_[15:8]	7:0	See description of '100958h'.	
2Dh	REG10095A	7:0	Default: 0x00	Access : R/W
(10095Ah)	HST1_FIQ_STATUS_31_16_ [7:0]	7:0	Read for the status of fiq inte Write 1 to clear fiq interrupt[
2Dh	REG10095B	7:0	Default: 0x00	Access : R/W



INTR_CTRL	Register (Bank = 1009)		,	
Index (Absolute)	Mnemonic	Bit	Description	
(10095Bh)	HST1_FIQ_STATUS_31_16_ [15:8]	7:0	See description of '10095Ah'.	
2Eh	REG10095C	7:0	Default: 0x00	Access : R/W
(10095Ch)	HST1_FIQ_STATUS_47_32_ [7:0]	7:0	Read for the status of fiq inte Write 1 to clear fiq interrupt[
2Eh	REG10095D	7:0	Default: 0x00	Access : R/W
(10095Dh)	HST1_FIQ_STATUS_47_32_ [15:8]	7:0	See description of '10095Ch'.	
2Fh	REG10095E	7:0	Default: 0x00	Access : R/W
(10095Eh)	HST1_FIQ_STATUS_63_48_ [7:0]	7:0	Read for the status of fiq interrupt[63: 48] for hst1; Write 1 to clear fiq interrupt[63: 48] of hst1.	
2Fh	REG10095F	7:0	Default: 0x00 Access: R/W	
(10095Fh)	HST1_FIQ_STATUS_63_48_ [15:8]	7:0	See description of '10095Eh'.	
-	REG100960	7:0	Default: 0x00	Access: R/W
(100960h)	HST1_IRO_FORCE_15_0_[7 :0]	7:0	Force to issue irg interrupt[15:0] to hst1; 0/1: force/force.	
30h	REG100961	7:0	Default: 0x00	Access : R/W
(100961h)	HST1_IRQ_FORCE_15_0_[1 5:8]	7:0	See description of '100960h'.	
31h	REG100962	7:0	Default: 0x00	Access : R/W
(100962h)	HST1_IRQ_FORCE_31_16_[7:0]	7:0	Force to issue irq interrupt[3 force/force.	1:16] to hst1;
31h	REG100963	7:0	Default: 0x00	Access : R/W
(100963h)	HST1_IRQ_FORCE_31_16_[15:8]	7:0	See description of '100962h'.	
32h	REG100964	7:0	Default : 0x00	Access : R/W
(100964h)	HST1_IRQ_FORCE_47_32_[7:0]	7:0	Force to issue irq interrupt[4 force/force.	7:32] to hst1;
32h	REG100965	7:0	Default: 0x00	Access : R/W
(100965h)	HST1_IRQ_FORCE_47_32_[15:8]	7:0	See description of '100964h'.	
33h	REG100966	7:0	Default : 0xFF	Access : R/W
(100966h)	HST1_IRQ_FORCE_63_48_[7:0]	7:0	Force to issue irq interrupt[6 not force/force.	3: 48] to hst1; 0/1:



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
33h	REG100967	7:0	Default : 0xFF	Access : R/W
(100967h)	HST1_IRQ_FORCE_63_48_[15:8]	7:0	See description of '100966h'.	
34h	REG100968	7:0	Default : 0xFF	Access : R/W
(100968h)	HST1_IRQ_MASK_15_0_[7: 0]	7:0	Mask irq interrupt[15:0] for hst1; 0/1: not mask/mas	
34h	REG100969	7:0	Default: 0xFF	Access : R/W
(100969h)	HST1_IRQ_MASK_15_0_[15:8]	7:0	See description of '100968h'.	
35h	REG10096A	7:0	Default: 0xFF	Access : R/W
(10096Ah)	HST1_IRQ_MASK_31_16_[7 :0]	7:0	Mask irq interrupt[31:16] for	hst1; 0/1: not mask/mask.
35h	REG10096B	7:0	Default: 0xFF	Access: R/W
(10096Bh)	HST1_IRQ_MASK_31_16_[1 5:8]	7:0	See description of '10096Ah'.	
(1000(01)	REG10096C	7:0	Default: 0xFF	Access : R/W
(10096Ch)	HST1_IRQ_MASK_47_32_[7 :0]	7:0	Mask irq interrupt[47:32] for hst1; 0/1: not mask/mas	
36h	REG10096D	7:0	Default: 0xFF	Access : R/W
(10096Dh)	HST1_IRQ_MASK_47_32_[1 5:8]	7:0	See description of '10096Ch'	
37h	REG10096E	7:0	Default: 0xFF	Access : R/W
(10096Eh)	HST1_IRQ_MASK_63_48_[7 :0]	7:0	Mask irq interrupt[63: 48] fo	r hst1; 0/1: not mask/mask.
37h	REG10096F	7:0	Default : 0xFF	Access : R/W
(10096Fh)	HST1_IRQ_MASK_63_48_[1 5:8]	7:0	See description of '10096Eh'.	
38h	REG100970	7:0	Default: 0x00	Access : R/W
(100970h)	HST1_IRQ_POLARITY_15_0 _[7:0]	7:0	Reverse irq interrupt[15:0] preverse/reverse.	oolarity for hst1; 0/1: not
38h	REG100971	7:0	Default: 0x00	Access : R/W
(100971h)	HST1_IRQ_POLARITY_15_0 _[15:8]	7:0	See description of '100970h'.	
39h	REG100972	7:0	Default: 0x00	Access : R/W
(100972h)	HST1_IRQ_POLARITY_31_1	7:0	Reverse irq interrupt[31:16]	polarity for hst1; 0/1: not



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
	6_[7:0]		reverse/reverse.	
39h	REG100973	7:0	Default: 0x00	Access : R/W
(100973h)	HST1_IRQ_POLARITY_31_1 6_[15:8]	7:0	See description of '100972h'.	
3Ah	REG100974	7:0	Default: 0x00	Access : R/W
(100974h)	HST1_IRQ_POLARITY_47_3 2_[7:0]	7:0	Reverse irq interrupt[47:32] reverse/reverse.	polarity for hst1; 0/1; not
3Ah	REG100975	7:0	Default: 0x00	Access : R/W
(100975h)	HST1_IRQ_POLARITY_47_3 2_[15:8]	7:0	See description of '100974h'.	A.V
3Bh	REG100976	7:0	Default: 0x00	Access : R/W
(100976h)	HST1_IRQ_POLARITY_63_4 8_[7:0]	7:0	Reverse irq interrupt[63: 48] reverse/reverse.	polarity for hst1; 0/1: not
3Bh	REG100977	7:0	Default: 0x00	Access : R/W
	HST1_IRQ_POLARITY_63_4 8_[15:8]	7:0	See description of '100976h'.	
	REG100978	7:0	Default: 0x00	Access : RO
(100978h)	HST1_IRQ_STATUS_15_0_[7:0]	7:0	Read for the status of irq into	errupt[15:0] for hst1;
3Ch	REG100979	7:0	Default: 0x00	Access : RO
(100979h)	HST1_IRQ_STATUS_15_0_[15:8]	7:0	See description of '100978h'.	
3Dh	REG10097A	7:0	Default: 0x00	Access : RO
(10097Ah)	HST1_IRQ_STATUS_31_16 _[7:0]	7:0	Read for the status of irq into	errupt[31:16] for hst1;
3Dh	REG10097B	7:0	Default: 0x00	Access : RO
(10097Bh)	HST1_IRQ_STATUS_31_16 _[15:8]	7:0	See description of '10097Ah'.	
3Eh	REG10097C	7:0	Default: 0x00	Access : RO
(10097Ch)	HST1_IRQ_STATUS_47_32 _[7:0]	7:0	Read for the status of irq inte	errupt[47:32] for hst1;
3Eh	REG10097D	7:0	Default: 0x00	Access : RO
(10097Dh)	HST1_IRQ_STATUS_47_32 _[15:8]	7:0	See description of '10097Ch'.	
3Fh	REG10097E	7:0	Default: 0x00	Access : RO



	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
(10097Eh)	HST1_IRQ_STATUS_63_48 _[7:0]	7:0	Read for the status of irq interrupt[63: 48] for hst1;	
3Fh	REG10097F	7:0	Default: 0x00 Access: RO	
(10097Fh)	HST1_IRQ_STATUS_63_48 _[15:8]	7:0	See description of '10097Eh'.	
40h	REG100980	7:0	Default: 0x00 Access: R/W	
(100980h)	HST2_FIQ_FORCE_15_0_[7 :0]	7:0	Force to issue fiq interrupt[15:0] to hst2; 0/1 : not force/force.	
40h	REG100981	7:0	Default: 0x00 Access: R/W	
(100981h)	HST2_FIQ_FORCE_15_0_[1 5:8]	7:0	See description of '100980h'.	
41h	REG100982	7:0	Default: 0x00 Access: R/W	
(100982h)	HST2_FIQ_FORCE_31_16_[7:0]	7:0	Force to issue fiq interrupt[31:16] to hst2; 0/1 : n force/force.	
41h	REG100983	7:0	Default : 0x00 Access : R/W	
(100983h)	HST2_FIQ_FORCE_31_16_[15:8]	7:0	See description of '100982h'.	
42h	REG100984	7:0	Default : 0x00 Access : R/W	
(100984h)	HST2_FIQ_FORCE_47_32_[7:0]	7:0	Force to issue fiq interrupt[47:32] to hst2; 0/1 : no force/force.	
42h	REG100985	7:0	Default: 0x00 Access: R/W	
(100985h)	HST2_FIQ_FORCE_47_32_[15:8]	7:0	See description of '100984h'.	
43h	REG100986	7:0	Default : 0xFF Access : R/W	
(100986h)	HST2_FIQ_FORCE_63_48_[7:0]	7:0	Force to issue fiq interrupt[63: 48] to hst2; 0/1: not force/force.	
43h	REG100987	7:0	Default : 0xFF Access : R/W	
(100987h)	HST2_FIQ_FORCE_63_48_[15:8]	7:0	See description of '100986h'.	
44h	REG100988	7:0	Default : 0xFF Access : R/W	
(100988h)	HST2_FIQ_MASK_15_0_[7: 0]	7:0	Mask fig interrupt[15:0] for hst2; 0/1: not mask/mask.	
44h	REG100989	7:0	Default : 0xFF Access : R/W	
(100989h)	HST2_FIQ_MASK_15_0_[15:8]	7:0	See description of '100988h'.	



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
45h	REG10098A	7:0	Default : 0xFF	Access : R/W
(10098Ah)	HST2_FIQ_MASK_31_16_[7:0]	7:0	Mask fiq interrupt[31:16] for	hst2; 0/1: not mask/mask.
45h	REG10098B	7:0	Default : 0xFF	Access : R/W
(10098Bh)	HST2_FIQ_MASK_31_16_[1 5:8]	7:0	See description of '10098Ah'.	
46h	REG10098C	7:0	Default: 0xFF	Access : R/W
(10098Ch)	HST2_FIQ_MASK_47_32_[7 :0]	7:0	Mask fig interrupt[47:32] for	hst2; 0/1: not mask/mask.
46h	REG10098D	7:0	Default: 0xFF	Access : R/W
(10098Dh)	HST2_FIQ_MASK_47_32_[1 5:8]	7:0	See description of '10098Ch'.	
47h	REG10098E	7:0	Default : 0xFF	Access: R/W
(10098Eh)	HST2_FIQ_MASK_63_48_[7 :0]	7:0	Mask fig interrupt[63: 48] for hst2; 0/1: not mask/mas	
(10098Fh)	REG10098F	7:0	Default: 0xFF	Access : R/W
	HST2_FIQ_MASK_63_48_[1 5:8]	7:0	See description of '10098Eh'.	
48h	REG100990	7:0	Default: 0x00	Access : R/W
(100990h)	HST2_FIQ_POLARITY_15_0 _[7:0]	7:0	Reverse fiq interrupt[15:0] preverse/reverse.	olarity for hst2; 0/1: not
48h	REG100991	7:0	Default: 0x00	Access : R/W
(100991h)	HST2_FIQ_POLARITY_15_0 _[15:8]	7:0	See description of '100990h'	
49h	REG100992	7:0	Default: 0x00	Access : R/W
(100992h)	HST2_FIQ_POLARITY_31_1 6_[7:0]	7:0	Reverse fiq interrupt[31:16] polarity for hst2; 0/1: not reverse/reverse.	
49h	REG100993	7:0	Default: 0x00	Access : R/W
(100993h)	HST2_FIQ_POLARITY_31_1 6_[15:8]	7:0	See description of '100992h'.	
4Ah	REG100994	7:0	Default: 0x00	Access : R/W
(100994h)	HST2_FIQ_POLARITY_47_3 2_[7:0]	7:0	Reverse fiq interrupt[47:32] polarity for hst2; 0/1: not reverse/reverse.	
4Ah	REG100995	7:0	Default: 0x00	Access : R/W
(100995h)	HST2_FIQ_POLARITY_47_3	7:0	See description of '100994h'.	<u>. </u>



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
	2_[15:8]			
4Bh	REG100996	7:0	Default: 0x00	Access : R/W
(100996h)	HST2_FIQ_POLARITY_63_4 8_[7:0]	7:0	Reverse fiq interrupt[63: 48] reverse/reverse.	polarity for hst2; 0/1: not
4Bh	REG100997	7:0	Default: 0x00	Access : R/W
(100997h)	HST2_FIQ_POLARITY_63_4 8_[15:8]	7:0	See description of '100996h'.	
4Ch	REG100998	7:0	Default: 0x00	Access : R/W
(100998h)	HST2_FIQ_STATUS_15_0_[7:0]	7:0	Read for the status of fiq inte Write 1 to clear fiq interrupt[X X
4Ch	REG100999	7:0	Default: 0x00	Access: R/W
(100999h)	HST2_FIQ_STATUS_15_0_[15:8]	7:0	See description of '100998h'.	11/1/19
4Dh	REG10099A	7:0	Default : 0x00	Access : R/W
	HST2_FIQ_STATUS_31_16_ [7:0]	7:0	Read for the status of fiq interrupt[31:16] for hst2; Write 1 to clear fiq interrupt[31:16] of hst2.	
4Dh	REG10099B	7:0	Default : 0x00	Access : R/W
(10099Bh)	HST2_FIQ_STATUS_31_16_ [15:8]	7:0	See description of '10099Ah'.	
4Eh	REG10099C	7:0	Default: 0x00	Access : R/W
(10099Ch)	HST2_FIQ_STATUS_47_32_ [7:0]	7:0	Read for the status of fiq inte Write 1 to clear fiq interrupt[• -
4Eh	REG10099D	7:0	Default: 0x00	Access : R/W
(10099Dh)	HST2_FIQ_STATUS_47_32_ [15:8]	7:0	See description of '10099Ch'.	
4Fh	REG10099E	7:0	Default: 0x00	Access : R/W
(10099Eh)	HST2_FIQ_STATUS_63_48_ [7:0]	7:0	Read for the status of fiq inte Write 1 to clear fiq interrupt[• -
4Fh	REG10099F	7:0	Default: 0x00	Access : R/W
(10099Fh)	HST2_FIQ_STATUS_63_48_ [15:8]	7:0	See description of '10099Eh'.	
50h	REG1009A0	7:0	Default: 0x00	Access : R/W
(1009A0h)	HST2_IRQ_FORCE_15_0_[7 :0]	7:0	Force to issue irq interrupt[15:0] to hst2; 0/1 : no force/force.	
50h	REG1009A1	7:0	Default: 0x00	Access : R/W



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
(1009A1h)	HST2_IRQ_FORCE_15_0_[1 5:8]	7:0	See description of '1009A0h'.	
51h	REG1009A2	7:0	Default: 0x00 Access: R/W	
(1009A2h)	HST2_IRQ_FORCE_31_16_[7:0]	7:0	Force to issue irq interrupt[31:16] to hst2; 0/1 : no force/force.	
51h	REG1009A3	7:0	Default: 0x00 Access: R/W	
(1009A3h)	HST2_IRQ_FORCE_31_16_[15:8]	7:0	See description of '1009A2h'.	
52h	REG1009A4	7:0	Default: 0x00 Access: R/W	
(1009A4h)	HST2_IRQ_FORCE_47_32_[7:0]	7:0	Force to issue irq interrupt[47:32] to hst2; 0/1 : no force/force.	
52h	REG1009A5	7:0	Default: 0x00 Access: R/W	
(1009A5h)	HST2_IRQ_FORCE_47_32_[15:8]	7:0	See description of '1009A4h'.	
53h	REG1009A6	7:0	Default : 0xFF Access : R/W	
(1009A6h)	HST2_IRQ_FORCE_63_48_[7:0]	7:0	Force to issue irq interrupt[63: 48] to hst2; 0/1: not force/force.	
53h	REG1009A7	7:0	Default: 0xFF Access: R/W	
(1009A7h)	HST2_IRQ_FORCE_63_48_[15:8]	7:0	See description of '1009A6h'.	
54h	REG1009A8	7:0	Default: 0xFF Access: R/W	
(1009A8h)	HST2_IRQ_MASK_15_0_[7: 0]	7:0	Mask irq interrupt[15:0] for hst2; 0/1: not mask/mask.	
54h	REG1009A9	7:0	Default : 0xFF Access : R/W	
(1009A9h)	HST2_IRQ_MASK_15_0_[15 :8]	7:0	See description of '1009A8h'.	
55h	REG1009AA	7:0	Default: 0xFF Access: R/W	
(1009AAh)	HST2_IRQ_MASK_31_16_[7 :0]	7:0	Mask irq interrupt[31:16] for hst2; 0/1: not mask/mask	
55h	REG1009AB	7:0	Default: 0xFF Access: R/W	
(1009ABh)	HST2_IRQ_MASK_31_16_[1 5:8]	7:0	See description of '1009AAh'.	
56h	REG1009AC	7:0	Default: 0xFF Access: R/W	
(1009ACh)	HST2_IRQ_MASK_47_32_[7:0]	7:0	Mask irq interrupt[47:32] for hst2; 0/1: not mask/mask	



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
56h	REG1009AD	7:0	Default: 0xFF	Access : R/W
(1009ADh)	HST2_IRQ_MASK_47_32_[1 5:8]	7:0	See description of '1009ACh'	
57h	REG1009AE	7:0	Default : 0xFF	Access: R/W
(1009AEh)	HST2_IRQ_MASK_63_48_[7 :0]	7:0	Mask irq interrupt[63: 48] fo	r hst2; 0/1: not mask/mask.
57h	REG1009AF	7:0	Default: 0xFF	Access : R/W
(1009AFh)	HST2_IRQ_MASK_63_48_[1 5:8]	7:0	See description of '1009AEh'.	
58h	REG1009B0	7:0	Default: 0x00	Access : R/W
(1009B0h)	HST2_IRQ_POLARITY_15_0 _[7:0]	7:0	Reverse irq interrupt[15:0] preverse/reverse.	olarity for hst2; 0/1: not
58h	REG1009B1	7:0	Default : 0x00	Access: R/W
(1009B1h)	HST2_IRQ_POLARITY_15_0 _[15:8]	7:0	See description of '1009B0h'.	
(4.000,000,01.)	REG1009B2	7:0	Default: 0x00	Access : R/W
(1009B2h)	HST2_IRQ_POLARITY_31_1 6_[7:0]	7:0	Reverse irq interrupt[31:16] polarity for hst2; 0/1: not reverse/reverse.	
59h	REG1009B3	7:0	Default: 0x00	Access: R/W
(1009B3h)	HST2_IRQ_POLARITY_31_1 6_[15:8]	7:0	See description of '1009B2h'	
5Ah	REG1009B4	7:0	Default: 0x00	Access : R/W
(1009B4h)	HST2_IRQ_POLARITY_47_3 2_[7:0]	7:0	Reverse irq interrupt[47:32] reverse/reverse.	polarity for hst2; 0/1: not
5Ah	REG1009B5	7:0	Default: 0x00	Access : R/W
(1009B5h)	HST2_IRO_POLARITY_47_3 2_[15:8]	7:0	See description of '1009B4h'.	
5Bh	REG1009B6	7:0	Default: 0x00	Access : R/W
(1009B6h)	HST2_IRQ_POLARITY_63_4 8_[7:0]	7:0	Reverse irq interrupt[63: 48] reverse/reverse.	polarity for hst2; 0/1: not
5Bh	REG1009B7	7:0	Default: 0x00	Access : R/W
(1009B7h)	HST2_IRQ_POLARITY_63_4 8_[15:8]	7:0	See description of '1009B6h'.	
5Ch	REG1009B8	7:0	Default: 0x00	Access : RO
(1009B8h)	HST2_IRQ_STATUS_15_0_[7:0	Read for the status of irq into	errupt[15:0] for hst2;



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
	7:0]			
5Ch	REG1009B9	7:0	Default: 0x00	Access : RO
(1009B9h)	HST2_IRQ_STATUS_15_0_[15:8]	7:0	See description of '1009B8h'.	
5Dh	REG1009BA	7:0	Default: 0x00	Access : RO
(1009BAh)	HST2_IRQ_STATUS_31_16 _[7:0]	7:0	Read for the status of irq into	errupt[31:16] for hst2;
5Dh	REG1009BB	7:0	Default: 0x00	Access: RO
(1009BBh)	HST2_IRQ_STATUS_31_16 _[15:8]	7:0	See description of '1009BAh'	2/1/2
5Eh	REG1009BC	7:0	Default: 0x00	Access : RO
(1009BCh)	HST2_IRQ_STATUS_47_32 _[7:0]	7:0	Read for the status of irq interrupt[47:32] for hst2;	
5Eh	REG1009BD	7:0	Default: 0x00	Access : RO
	HST2_IRQ_STATUS_47_32 _[15:8]	7:0	See description of '1009BCh'	
5Fh	REG1009BE	7:0	Default: 0x00	Access : RO
(1009BEh)	HST2_IRQ_STATUS_63_48 _[7:0]	7:0	Read for the status of irq interrupt[63: 48] for hst2;	
5Fh	REG1009BF	7:0	Default: 0x00	Access : RO
(1009BFh)	HST2_IRQ_STATUS_63_48 _[15:8]	7:0	See description of '1009BEh'.	
60h	REG1009C0	7:0	Default: 0x00	Access : R/W
(1009C0h)	HST3_FIQ_FORCE_15_0_[7 :0]	7:0	Force to issue fiq interrupt[1 force/force.	5:0] to hst3;
60h	REG1009C1	7:0	Default: 0x00	Access: R/W
(1009C1h)	HST3_FIQ_FORCE_15_0_[1 5:8]	7:0	See description of '1009C0h'.	
61h	REG1009C2	7:0	Default: 0x00	Access : R/W
(1009C2h)	HST3_FIQ_FORCE_31_16_[7:0]	7:0	Force to issue fiq interrupt[3 force/force.	1:16] to hst3;
61h	REG1009C3	7:0	Default: 0x00	Access : R/W
(1009C3h)	HST3_FIQ_FORCE_31_16_[15:8]	7:0	See description of '1009C2h'.	
62h	REG1009C4	7:0	Default: 0x00	Access : R/W



	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
(1009C4h)	HST3_FIQ_FORCE_47_32_[7:0]	7:0	Force to issue fiq interrupt[47:32] to hst3; 0/1 : no force/force.	
62h	REG1009C5	7:0	Default: 0x00 Access: R/W	
(1009C5h)	HST3_FIQ_FORCE_47_32_[15:8]	7:0	See description of '1009C4h'.	
63h	REG1009C6	7:0	Default : 0xFF Access : R/W	
(1009C6h)	HST3_FIQ_FORCE_63_48_[7:0]	7:0	Force to issue fiq interrupt[63: 48] to hst3; not force/force.	0/1 :
63h	REG1009C7	7:0	Default : 0xFF Access : R/W	
(1009C7h)	HST3_FIQ_FORCE_63_48_[15:8]	7:0	See description of '1009C6h'.	
64h	REG1009C8	7:0	Default : 0xFF Access : R/W	
(1009C8h)	HST3_FIQ_MASK_15_0_[7: 0]	7:0	Mask fiq interrupt[15:0] for hst3; 0/1: not mask/mask	
64h	REG1009C9	7:0	Default : 0xFF Access : R/W	
(1009C9h)	HST3_FIQ_MASK_15_0_[15 :8]	7:0	See description of '1009C8h'.	
65h	REG1009CA	7:0	Default : 0xFF Access : R/W	
(1009CAh)	HST3_FIQ_MASK_31_16_[7 :0]	7:0	Mask fig interrupt[31:16] for hst3; 0/1: not mask/mask	
65h	REG1009CB	7:0	Default : 0xFF Access : R/W	
(1009CBh)	HST3_FIQ_MASK_31_16_[1 5:8]	7:0	See description of '1009CAh'.	
66h	REG1009CC	7:0	Default : 0xFF Access : R/W	
(1009CCh)	HST3_FIQ_MASK_47_32_[7 :0]	7:0	Mask fiq interrupt[47:32] for hst3; 0/1: not ma	ask/mask.
66h	REG1009CD	7:0	Default : 0xFF Access : R/W	
(1009CDh)	HST3_FIQ_MASK_47_32_[1 5:8]	7:0	See description of '1009CCh'.	
67h	REG1009CE	7:0	Default : 0xFF Access : R/W	
(1009CEh)	HST3_FIQ_MASK_63_48_[7:0]	7:0	Mask fiq interrupt[63: 48] for hst3; 0/1: not mask/mask	
67h	REG1009CF	7:0	Default : 0xFF Access : R/W	
(1009CFh)	HST3_FIQ_MASK_63_48_[1 5:8]	7:0	See description of '1009CEh'.	



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
68h	REG1009D0	7:0	Default: 0x00	Access : R/W
(1009D0h)	HST3_FIQ_POLARITY_15_0 _[7:0]	7:0	Reverse fiq interrupt[15:0] preverse/reverse.	olarity for hst3; 0/1: not
68h	REG1009D1	7:0	Default: 0x00	Access : R/W
(1009D1h)	HST3_FIQ_POLARITY_15_0 _[15:8]	7:0	See description of '1009D0h'	
69h	REG1009D2	7:0	Default: 0x00	Access : R/W
(1009D2h)	HST3_FIQ_POLARITY_31_1 6_[7:0]	7:0	Reverse fiq interrupt[31:16] reverse/reverse.	polarity for hst3; 0/1: not
69h	REG1009D3	7:0	Default: 0x00	Access : R/W
(1009D3h)	HST3_FIQ_POLARITY_31_1 6_[15:8]	7:0	See description of '1009D2h'	27.1
6Ah	REG1009D4	7:0	Default: 0x00	Access : R/W
(1009D4h)	HST3_FIQ_POLARITY_47_3 2_[7:0]	7:0	Reverse fiq interrupt[47:32] polarity for hst3; 0/1: not reverse/reverse.	
(40000000)	REG1009D5	7:0	Default: 0x00	Access : R/W
(1009D5h)	HST3_FIQ_POLARITY_47_3 2_[15:8]	7:0	See description of '1009D4h'.	
6Bh	REG1009D6	7:0	Default: 0x00	Access : R/W
(1009D6h)	HST3_FIQ_POLARITY_63_4 8_[7:0]	7:0	Reverse fiq interrupt[63: 48] reverse/reverse.	polarity for hst3; 0/1: not
6Bh	REG1009D7	7:0	Default: 0x00	Access : R/W
(1009D7h)	HST3_FIQ_POLARITY_63_4 8_[15:8]	7:0	See description of '1009D6h'	
6Ch	REG1009D8	7:0	Default : 0x00	Access : R/W
(1009D8h)	HST3_FIQ_STATUS_15_0_[7:0]	7:0	Read for the status of fiq into Write 1 to clear fiq interrupt	
6Ch	REG1009D9	7:0	Default: 0x00	Access : R/W
(1009D9h)	HST3_FIQ_STATUS_15_0_[15:8]	7:0	See description of '1009D8h'	
6Dh	REG1009DA	7:0	Default: 0x00	Access : R/W
(1009DAh)	HST3_FIQ_STATUS_31_16_ [7:0]	7:0	Read for the status of fiq interrupt[31:16] for hst3; Write 1 to clear fiq interrupt[31:16] of hst3.	
6Dh	REG1009DB	7:0	Default: 0x00	Access : R/W
(1009DBh)	HST3_FIQ_STATUS_31_16_	7:0	See description of '1009DAh'	



INTR_CTRL	Register (Bank = 1009)				
Index (Absolute)	Mnemonic	Bit	Description		
	[15:8]				
6Eh	REG1009DC	7:0	Default: 0x00 Access: R/W		
(1009DCh)	HST3_FIQ_STATUS_47_32_ [7:0]	7:0	Read for the status of fig interrupt[47:32] for hst3; Write 1 to clear fig interrupt[47:32] of hst3.		
6Eh	REG1009DD	7:0	Default: 0x00 Access: R/W		
(1009DDh)	HST3_FIQ_STATUS_47_32_ [15:8]	7:0	See description of '1009DCh'.		
6Fh	REG1009DE	7:0	Default: 0x00 Access: R/W		
(1009DEh)	HST3_FIQ_STATUS_63_48_ [7:0]	7:0	Read for the status of fiq interrupt[63: 48] for hst3; Write 1 to clear fiq interrupt[63: 48] of hst3.		
6Fh	REG1009DF	7:0	Default: 0x00 Access: R/W		
(1009DFh)	HST3_FIQ_STATUS_63_48_ [15:8]	7:0	See description of '1009DEh'.		
70h	REG1009E0	7:0	Default: 0x00 Access: R/W		
	HST3_IRQ_FORCE_15_0_[7:0]	7:0	Force to issue irq interrupt[15:0] to hst3; 0/1 : not force/force.		
70h	REG1009E1	7:0	Default: 0x00 Access: R/W		
(1009E1h)	HST3_IRQ_FORCE_15_0_[1 5:8]	7:0	See description of '1009E0h'.		
71h	REG1009E2	7:0	Default: 0x00 Access: R/W		
(1009E2h)	HST3_IRQ_FORCE_31_16_[7:0]	7:0	Force to issue irq interrupt[31:16] to hst3; 0/1 : no force/force.		
71h	REG1009E3	7:0	Default: 0x00 Access: R/W		
(1009E3h)	HST3_IRQ_FORCE_31_16_[15:8]	7:0	See description of '1009E2h'.		
72h	REG1009E4	7:0	Default: 0x00 Access: R/W		
(1009E4h)	HST3_IRQ_FORCE_47_32_[7:0]	7:0	Force to issue irq interrupt[47:32] to hst3; 0/1 : no force/force.		
72h	REG1009E5	7:0	Default: 0x00 Access: R/W		
(1009E5h)	HST3_IRQ_FORCE_47_32_[15:8]	7:0	See description of '1009E4h'.		
73h	REG1009E6	7:0	Default : 0xFF		
(1009E6h)	HST3_IRQ_FORCE_63_48_[7:0]	7:0	Force to issue irq interrupt[63: 48] to hst3; 0/1: not force/force.		
73h	REG1009E7	7:0	Default: 0xFF Access: R/W		



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
(1009E7h)	HST3_IRQ_FORCE_63_48_[15:8]	7:0	See description of '1009E6h'.	
74h	REG1009E8	7:0	Default : 0xFF	Access : R/W
(1009E8h)	HST3_IRQ_MASK_15_0_[7: 0]	7:0	Mask irq interrupt[15:0] for hst3; 0/1: not mask/mask.	
74h	REG1009E9	7:0	Default : 0xFF	Access : R/W
(1009E9h)	HST3_IRQ_MASK_15_0_[15 :8]	7:0	See description of '1009E8h'	
75h	REG1009EA	7:0	Default: 0xFF	Access : R/W
(1009EAh)	HST3_IRQ_MASK_31_16_[7:0]	7:0	Mask irq interrupt[31:16] for	hst3; 0/1; not mask/mask.
75h	REG1009EB	7:0	Default: 0xFF	Access : R/W
(1009EBh)	HST3_IRQ_MASK_31_16_[1 5:8]	7:0	See description of '1009EAh'.	
76h	REG1009EC	7:0	Default : 0xFF	Access: R/W
(1009ECh)	HST3_IRQ_MASK_47_32_[7 :0]	7:0	Mask irq interrupt[47:32] for hst3; 0/1: not mask/mask	
76h	REG1009ED	7:0	Default: 0xFF	Access : R/W
(1009EDh)	HST3_IRQ_MASK_47_32_[1 5:8]	7:0	See description of '1009ECh'	
77h	REG1009EE	7:0	Default : 0xFF	Access : R/W
(1009EEh)	HST3_IRQ_MASK_63_48_[7 :0]	7:0	Mask irq interrupt[63: 48] fo	r hst3; 0/1: not mask/mask.
77h	REG1009EF	7:0	Default : 0xFF	Access : R/W
(1009EFh)	HST3_IRQ_MASK_63_48_[1 5:8]	7:0	See description of '1009EEh'	
78h	REG1009F0	7:0	Default : 0x00	Access : R/W
(1009F0h)	HST3_IRQ_POLARITY_15_0 _[7:0]	7:0	Reverse irq interrupt[15:0] polarity for hst3; 0/1: not reverse/reverse.	
78h	REG1009F1	7:0	Default: 0x00	Access : R/W
(1009F1h)	HST3_IRQ_POLARITY_15_0 _[15:8]	7:0	See description of '1009F0h'.	
79h	REG1009F2	7:0	Default: 0x00	Access : R/W
(1009F2h)	HST3_IRQ_POLARITY_31_1 6_[7:0]	7:0	Reverse irq interrupt[31:16] polarity for hst3; 0/1: not reverse/reverse.	



INTR_CTRL	Register (Bank = 1009)			
Index (Absolute)	Mnemonic	Bit	Description	
79h	REG1009F3	7:0	Default: 0x00	Access : R/W
(1009F3h)	HST3_IRQ_POLARITY_31_1 6_[15:8]	7:0	See description of '1009F2h'.	
7Ah	REG1009F4	7:0	Default: 0x00	Access : R/W
(1009F4h)	HST3_IRQ_POLARITY_47_3 2_[7:0]	7:0	Reverse irq interrupt[47:32] reverse/reverse.	polarity for hst3; 0/1: not
7Ah	REG1009F5	7:0	Default: 0x00	Access : R/W
(1009F5h)	HST3_IRQ_POLARITY_47_3 2_[15:8]	7:0	See description of '1009F4h'.	
7Bh	REG1009F6	7:0	Default: 0x00	Access : R/W
(1009F6h)	HST3_IRQ_POLARITY_63_4 8_[7:0]	7:0	Reverse irq interrupt[63: 48] reverse/reverse.	polarity for hst3; 0/1: not
7Bh	REG1009F7	7:0	Default: 0x00	Access: R/W
(1009F7h)	HST3_IRQ_POLARITY_63_4 8_[15:8]	7:0	See description of '1009F6h'.	
⊢	REG1009F8	7:0	Default: 0x00	Access : RO
(1009F8h)	HST3_IRQ_STATUS_15_0_[7:0]	7:0	Read for the status of irq interrupt[15:0] for hst3;	
7Ch	REG1009F9	7:0-	Default: 0x00	Access : RO
(1009F9h)	HST3_IRQ_STATUS_15_0_[15:8]	7:0	See description of '1009F8h'.	
7Dh	REG1009FA	7:0	Default: 0x00	Access : RO
(1009FAh)	HST3_IRQ_STATUS_31_16 _[7:0]	7:0	Read for the status of irq into	errupt[31:16] for hst3;
7Dh	REG1009FB	7:0	Default: 0x00	Access : RO
(1009FBh)	HST3_IRO_STATUS_31_16 _[15:8]	7:0	See description of '1009FAh'.	
7Eh	REG1009FC	7:0	Default: 0x00	Access : RO
(1009FCh)	HST3_IRQ_STATUS_47_32 _[7:0]	7:0	Read for the status of irq into	errupt[47:32] for hst3;
7Eh	REG1009FD	7:0	Default: 0x00	Access : RO
(1009FDh)	HST3_IRQ_STATUS_47_32 _[15:8]	7:0	See description of '1009FCh'.	
7Fh	REG1009FE	7:0	Default: 0x00	Access : RO
(1009FEh)	HST3_IRQ_STATUS_63_48	7:0	Read for the status of irq into	errupt[63: 48] for hst3;



INTR_CTRL Register (Bank = 1009)						
Index (Absolute)						
	_[7:0]					
7Fh	REG1009FF	7:0	Default: 0x00	Access : RO		
(1009FFh)	HST3_IRQ_STATUS_63_48 _[15:8]	7:0	See description of '1009FEh'.			

