

North South University

Department of Electrical & Computer Engineering

Lab Report

Experiment No: 04

Experiment Title: Design of a Register File

Course Code: CSE332L

Course Name: Computer Organization & Architecture Lab

Name & ID: Ishrat Jahan,1921909042

Date of Experiment: 18/11/2021


Date of Submission: 23/11/2021

Objective:

- 1. Understanding what a Register Sile is and how it works.
- 2. Learning about the different components of a Register File.
- 3. Knowing about the different types of Register
- 4. Constructing a Register File for the provided ISA one bit width.

Theony:

Register File: Hany registers togethere make up a Register File. It is not related to disk gile. It has high speed and can partially be called cache. It high speed and can partially be called cache. It is usually located inside appearing with ALU, and instruction setch. Instruction Hemory I.



There are disserrent kinds of register such as IR (instruction register), PC (Program register). Instruction register usually instructs the sequence of the way a instruction will be carried way a instruction will be carried out. Besides there are registers to store operands of ers to store operands of instruction such as add, sub etc.

The address in a negister file is represented as \$10, 9t1, \$12, ---.

Components of Register: H negister has the following

components — i) Read negister 1
ii) Read negister 2

iii) White negister.

iv) Write data.

v) Read data 1

vi) Read data 2.

Read register 1: It reads the address of the place whose data we want to Head. For example if we want the value-5, it will read the address olo.

\$to		1000
Sti		100
St2	ह	010
\$ t3		011
Sty		100
St5		101
\$t6		110
8t7		111

Read Register 2: It also Heads the address of the place whose data we want to read.

Read data 1/ Read data 2: They nead the data value storced in the addresses head by head negister 1 and Q. For example - Read data 1 will have 5,

White data: It stones the data output aften a certain operation is carried on the data's read.

White megister: It fetches the address, where we want to Store the data of the write data. received.

For example: - Is nead data I neads 5 and nead data 2 Head 6 from two addresses and we carry out an addition Sto between them, we get 11 as the 000 001 5 Sta Then we have to pass an address, where to the mrite register where 010 011 6 Stz

we want to store the 11. The output data It is initially stoned in White data and worth be Sto. Written in the negister unless an address is passed.

K-type Register:

11

100

101

110

	90	MS	ME	HQ.			
•							

- i) OP= It stores instructions like Add, Sub, XOR, NOTetc. If the register is 8 bit, there coil be 8 types of operation there.
- ii) MS = Read Register I

\$ t4

iii) Ht = Read Register 2 iv) rd = Write Register. The rs, ret and rd must be of same bits.


ISA: It stands for instruction set architecture. It has the machine code of the instructions that will be carried out.


Tore example: If op is 4bit, KS=Kt=Kd=4bit, then it is called 16 bit ISA.

We can also workout op on Ms, Ml, nd from ISA. For example, if ISA=15 bit and OP = 3bit, Ms=Mt=Md=(15-3)/3=4bit.


Read data 1/Read data 2 bits: If we have a 8 bit hegister, then [23=8-1=0-7]. It will be able to read data's between 0-7. Its per our previous example of 8 bit register, addition of 5th results in 11 which doesn't fall between 0-7. Therefore we need a high data bit. It's usually kept as 2^{16} [0-65555], so we can keep many data. The other option is to set their data bit the same as the ALU.

Register File or not. If it's 1, the data is written and is it's 0, the data is not written.





Name:ISHRAT JAHAN ID:1921909042



Discussion

The experiment of Lab-04 was based on 11 Design of a Register File". In this lab we learned how a Register File works and how to design one in Logisim.

Ht Sirst, we studied where and what a Register File is.
Register file is a collection of many registers and it is inside CPU along with ALU, CU and instruction memory. We know what an ALU does and how CU controls which actions will be performed in what order. Instruction memory on the otherhand have all instructions inside it which are fetched and then are carried out. Secondly, we learned that a Register file is carried out. Secondly, we learned that a Register file is carried out. Secondly called a cache memory. Then we can be partially called a cache memory. Then we recovered to know about some special purpose registers as IR and PC and some general purpose registers as IR and PC and some general purpose registers which stores operands of instructions such as Add, Sub, Division etc. We also studied what operands are.

have only two inputs because as me normally take two inpuls while coverying out a logic on anithmatic operation. Also an ALU can take two inputs and is we want more inputs me need to use a storage device. When the ALD penforms the desired openation on the Read data I and Read data 2, the output is Written on Write Data only if any address is Provided in the write Register. That is, Write Data stones the output and will write it on the Register Tile only is an address is provided for it to write. For example: - 97 Read Dala I head 2 and Read Data 2 head 4, stand the THLU add them, the output is 6. This output 6 is storred in the Writedala and will be written on register file if Write Register has an address to mead.

Hs we were suppossed to study R-type Register File, we only focused on its format although we were introduced to J-type and J-type. We also learnt what an ISA is. It stands for instruction set architecture. For example: 16 bit ISA means the machine code for instruction is 46 bit. Its son the format of R-type register, it has OP which stones instructions like Add, sub, it has OP which stones instructions like Add, sub, and rd (Write data). register). Ilso during design and rd (Write data). register). Ilso during design there will be an input pin labelled Regwrite which controls is the data on Write Data will be written on the register on not.

To be able to understand the bits of each section of the R-type negister, we were provided few examples. For example, is it's said the ISA is 15 bit, op is 3 bit ms, mt, and

will be 4 bit each. The bit of three of them will slusges be same. Its fore displaying the output we can keep the data bits of ALU and Read Data 1 and Read Data 2 same on use 216 bit's as output as it will be able to display between 0-65555. Fingly data between these range calculated by the ALU will get displayed. The theoretical part of the lab ended after this.

To make it easier for us, our lab instructor showed us how to create a Register file with Register Address bit = 2., Number of Register's = 4 and Data bit of the Register = 8. We carefully followed here instructions and designed this register file as practice. If flere that we were asked to complete our lab task which was to design a lab wide Register File.

As per the instructions, a 16 bit wide register file will require 16 registers . each of data bit 16. As the Number of register is 16, Address bit will be 4 bits. The first step was to eneate the Megistere file as sub-eincuit. Therefore, in Logisim we used the add-cirrcuit to create a project named Register Tile which will have the megister Force that, 9 took 16 megisters and placed them in. ventical order with their data bit's changed to 16. The 4 took a input pin, labelled it as "CLK" and connected it to the clock purtion of on registers. As it will be used as eir sub-circuit, a used an input Pin for Clock. I also labelled all the registers as \$10,511 uptil \$15. For the data connection, 9 took an input Pin of 16 bits, labelled it as Write Data and connected it to 311 the register's Dinput.

For the next step I used a decoder with select bits 4, as it? I do bit register. We needed a decoder as we needed to select one of a number of connected devided to activate in the sponse to the input.

One of the select bit in the decoder was connected with an input pin of 4 bit and labelled as White Register. We needed to control whether the read dota will be written or mot, so I took on input pin, I obelled it written or mot, so I took on input pin, I obelled it as Regwrite and connected it to an AND gate with the as Regwrite and connected it to an AND gate with the other input being the input from the decoder. I other input being the input from the decoder. I have gates for this ond the outputs of the posed 16 TAND gates for this ond the negister's enable input.

The next step was to use Mux fore display of the output. For that, I took two Mux from the plexers section changed it's data bits to 4. As a result, both of them had 16 input each. I connected the output (9) from the negister's into both of the Mux. Morroover, I took two input Pin, Changed it's data bits to 4, labelled two input Pin, Changed it's data bits to 4 pook two connected it to Mux's select bit. Then I took two connected it to Mux's select bit. Then I took them as output pin, changed it's data bits to 16, labelled them as output pin, changed it's data bits to 16, labelled them to Read data 1 and Read data 2 and connected them to the Nux. The Circuit of the Register tile was complete.

Next, 4 preoceeded to make the sub-eincuit. For that, 9 clicked on the subcirrcuit image and odjusted the subcirrcuit accordingly. The left side had Read Registers 1, Read Registers 2, Write Registers and Write data.

The lower porction had the RegWrite and the clock while the right side had Read data 1 and Read data 2. Then I clicked on the mair in Logisim, dragged the subcircuit of the Register File by click and drag on the file ' Register File! Then I took input pin of 4 data bits and connected to Read Registery, Read Registere 2 and Write Rogister. Secondly, 9 took another input pin of 16 data bit, and labelled it >s Write data and connected to write data port. I took a clock from witting section and connected it to where it's suppossed to be. After that I took snother Input pin of data bits 1, labelled it as Regulate (Controller) and connected it to its desired arrea. The fore both the Read doda 1 and Read data 2, 9 took two output Pins and connected then on the tright side of the sub-cirrcuit by changings their data bits to 16. The circuit was completed. After completion, & checked the outputs. The circuit worked connectly and the experiment was successful.

The only Problem & faced in this experiment, is the circuit of 16 bit wide register file was too big and congested. So, there were chances, I kept and congested. So, there were chances, I here forgetting to add some connections. Moreover, there were forgetting to add some connections. Horeover, there were many were also very less space as there were many components in the circuit, so & had to be very careful components in the circuit, so & had to be very careful components in the circuit, so & had to be as y to while connecting the inputs. Overall, it was easy to while connecting the inputs. Overall, it designed contiously construct if the register file is designed contiously with enough time on hand.