

# North South University

# Department of Electrical & Computer Engineering

#### **Lab Report**

**Experiment No:** 02

**Experiment Title:** Design of a 4-bit by 4-bit Binary Multiplication Unit

Course Code: CSE332L

Course Name: Computer Organization & Architecture Lab

Name & ID: Ishrat Jahan,1921909042

**Date of Experiment:** 04/11/2021

Date of Submission: 06/11/2021

## Objective:

- 1. To construct a 4-bit by 4-bit Binary Multiplication Unit.
- 2. Understanding how the Binary Multiplication Procedure works.
- 3. dabelling the inputs, outputs and connect selection of the Adden.
- 4. Adjusting the input's and output's bits, splitter's fan out and bit width as well as the Adder's data bit's, for Proper Sunctioning of the 4-bit Binary Multiplication Unit.
- 5. Check Multiplying bits and show the sum outpots.

## Theory:

d-bit by 4-bit Hulliplication Unit: It cannies out the operation operation between two 4-bit number. The operation carried out is multiplication. It is negarded as "Unit" because when we design them once, we will be using them as sub-circuits for other distenent operations.

A = [4] A3 A2 A1 [4 bits]

XB = [4] B3 B2 B1 [4 bits]

P = [8 bits]

Hand B are known as operands and each of them are of 4-bits. When we multiply two of them, the Product we will get will be m+n bits; where m=bits of A and n=bits of B.

Therefore, for 4 bit by 4-bit, the Product is bits 4+4=8 bits. When we get any such preduct's bits by adding the bits of operands, the max bit by adding the (m+n) bit and (m+n-1) bit will be the is usually the (m+n) bit and bit is the county. min bit. because the extra bit is the county.

For example: When two 4-bits numbers are multiplied, we get the max bit as 8bit wheneas the min bit is 7 bit. The 8th bit is the county.

The overall Process is conducted for unsigned binary numbers.

Multiplicand and Multiplier: The number to be multiplied is the Multiplicand. The number with which we multiply is called the Multiplier.

For binary muliplication, the intermediate products are simple as they are either muliplied by O or 1.

When multiplier bit = 0

Multiplying Procedure and Adder:

The operation between M.BI, AI.B2... is AND Procedure, and AI and BI, BQ... are all I bit there multiplying the multiplicand with the Girst multiplier will result in I bit output. This is the case between 311 the multiplicand and multiplier multiplication. Its a result, we use an AND gate of I bit. for 311 these process.

Holer getting the product, they are 311 odded using the Adder . We are using adder because we have carry, othewise we would use OR gate.




Fig: Addem.

Wine Colons: Red: It arises because of conflicting?
realizes on the wine.

Blue: When the wike is not connected to any input on output value.

Orange: Incompattible data bits.

Multiplication Handware IC: For the multiplication product of the Multiplicand with the Multiplier it is denoted as:  $-A_1.B_1 = 51$   $A_2.B_2 = 52$   $A_3.B_3 = 53$   $A_4.B_4 = 54$ 




Table: 1 Theonetical.

Hult	Hultipli cand			Multiplien				Product								
64	83	<b>B</b> 2	B1	АЧ	A3	AQ	YT	S8	S7	Se	S5	S4	53	S <sub>2</sub>	81	Result in Decimal.
1	0	0	0	1	0	O	1	0	1	0	0	1	0	0	0	8×9=72.
0	1	0	1	0	0	1	0	0	0	0	0	1	0	1	0	5×2=10.
0	1	1	1	0	0	1	1	0	0	0	1	0	1	0	1	7×3=21
0	1	0	0	1	0	0	0	0	0	1	0	O	0	0	0	4x6-32
0	1	0	1	0	1	1	0	0	0	0	1	1	1	1	0	5×6=30
1	O	0	1	0	1	0	0	0	0	1	0	0	1	0	0	9 x4=36
1	1	1	1	1	0	1	1	1	Õ	1	0	0	1	0	1	165   165

Table: 2 Experimental.

19016.2													1			
MW	tipl	i Car	nd	Hulliplien			Product							Result		
B4	ცვ	ઉર	Bı	Aq	A3	Aa	A <sub>1</sub>	Sg	S7	S6	S <sub>5</sub>	34	Sz	Sa	S1	in Decimal
1	0	0	0	1	0	0	1	0	1	0	0	1	0	0	0	8x9=7 <u>2</u>
0	0	0	1	0	0	1	0	0	0	0	0	1	0	1	0	5x a = 10
0	0	1	1	0	1	1	1	0	0	0	1	0	1	0	1	7x3=21
0	1	0	0	1	0	0	0	0	0	1	0	0	0	0	0	4x8=32
0	1	0	1	0	1	1	0	0	0	0	1	1	1	1	0	5×6=30
1	0	O	1	0	1	0	0	0	0	1	0	0	1	0	0	9x4=36
1	1	1	1	1	0	1	1	1	٥	1	0	0	1	0	1	15×11=165

### Discussion:

The experiment of dabor was based on "Design of a 4-bit by 4-bit Binary Muliplication Unit". In this lab we learned how to design a multiplication unit to multiply two 4-bits operand in dogisim.

HI dired, we studied the concept of with by 4-bit multiplication unit. We learn that, it will multiply two
unsigned binary numbers and it is negarded as unit
because of it's use as substituted in other circuits.
Then we learn, how to know what will be the output
bit by using (m+n) formula where m and n are the bit's
of the operands. The nesult we get will be known as
maximum bit as there will be a carry in the product.
Therefore the minimum bit will be (m+n-1) bits.

Secondly, we proceeded to learn what is multiplicand and multiplier. The number we are multiplying is the multiplicand and the number we are multiplying it with is the multiplier. For example: Nultiply 3 by 2, Here 8 is the multiplicand and a is the multiplier. Moreover, we learnt how binary multiplication results in simple intermediate products. For example, if the simple intermediate products is the multiplicand multiplier is I, then the Product is the multiplicand and is the multiplier is O, then the Product is O.

Holer that we learnt how the multiplication of the two 4-bit operands will work. While multiplying, we first multiply the multiplicand with the least significant bit of the multiplien. For example:- The multiplicandis (B3B3B1B0) and multiplien is (A3A2A1A0). For the first, (B3B2B1B0) and multiplien is (A3A2A1A0). For the first, (B3B2B1B0) and multiplien is (A3A2A1A0). As product. Step, we get (A0B0, A0B1, A0B2, A0B3). as product. Them here, the A0B0 gets directly into the final product and the LSB shifts to the lest. Therefore, A0B1

becomes the LSB. Then we do the same procedure for multiplying the multiplicand and multiplier, everytime the LSB keeps shisting to the 1eft. Hister that we add the products of each step using Adder we get the final eventually with the last adder we get the final output. For example, 10B3, 10B2, 10B2, 10B0 is the directly. Then we get second product A1B3, A1B2, A1B1, A1B0 which we add with the direct product using Adder. In this way, the whole procedure is carried out till the most significant bit is multiplied with the multiplicand. Following this, we used out the ordered knowledge to complete Table: 1.

Then we proceeded to design the circuit in Logisim. Ht first, a constructed the 4 bits input. Fore that 9 took a input pin and changed it's data bits to 4 took a input pin and changed it's data bits to 4 and labelled it as A'. I did the same thing for the second input B'. Then a took two splitter from the second input B'. Then a took two splitter from the wirting section, changed it's fan out and bit width to wirting section, changed it's fan out and bit width to the both 4 changed it's facing and connected it to the both inputs. The 0 part in each splitter stands for A fore inputs. The 0 part in each splitter connected to B has input has (ADAIA2A3) and the splitter connected to B has (BOBIB2B3).

Secondly, from the gates section g took an AND gate, changed the bils to 1, inputs to 2 and labelled it as AoBo. He the multiplication between the multiplicand (BaBaBiBo) and the multiplication between the multiplicand (BaBaBiBo) and the multiplication between the multiplicand (BaBaBiBo) and the LSB of the multiplier (Ao) is an AND process we are using AND gate. As each of Ao, bo is I bit, we kept using AND gate. As each of Ao, bo is I bit, we kept using AND gate. As each of Ao, bo is I bit, we kept the using AND gate and pasted the warretime for the remaining the three more time for the inputs operations (AoBi, AoBe) AoBo). A took the inputs operations (AoBi, AoBe) AoBo). A took the inputs operations (AoBi, AoBe) AoBo) and gate. As AoBo each of them with its AND gate. As AoBo each of them

will be directly into final product, so I drew the output line from the labelled 'AoBo' AND gate and kept it aside. The nest other output was connected to a splitter. As AOBI was the LSB, it was connected with the splitter's 0 part and other were connected to I and 2. For the splitter's 3 part, I took the constant Pin from the cuiring section, changed it's value to 0x0 and connected with with the splitter. The first Product of multiplicand x 1st of multiplier was completed. I repeated the same steps force multiplying (A1BO, A, B1, A1B2 and A1B3) using AND gales just like before and all the outputs from these gates were as well connected to the another splitter & took from the wirring section. The final Part of this step was to add the both Preoducts (AOBI, AOB2, AOB3) and (AIBO, AIB2, AIB2) A1B3). For that, 9 took an 'Adden' from the arithmetic section, changed it's data bits to 4, same as the splitters. Then I connected both the splitters to the Adders input. The output we will get from this Tinst Adder will be the one of the input in the 'Second Adder'. Therefore, the splitter was connected to the Adden's paret output. The splitter's O part was lest unattended as it cakulates (ADBIT A1B0) and the mest other including the Cout was connected to another splitter. This will be used as input for the second adder.

I cannied out the same steps using AND gates like leforce for calculating (AaBo, AaBi, AaBa, AaBa, AaBa). There output's were as well connected to the splitter.

The splitter's output slong with the 'First Adder's' splitter output was connected to a second Adder's indput. I repeated the same steps with the Second Floder's output just what I with the Second Floder's output just what I did with the Sinst Adder, except I lest the O Part untouched.

The last step was multiplying (ABBO, ABB, ABB2, ABB3) which I did the similar way like the Previous ones. The last four AND gates output's were connected to the splitter and along with the 'Second Adder's 'Output, I inpo-

Tor displaying the sinal output, Aknew it will be to bits, so I took a output pin, changed it's data bit's to 8. As it will display 8 bits, therefore I connected a splitter with San out and bit-width changed to 8, with it. The AoBo output from the AND gate was connected with the O part, the output from the 'First Adder 'whose splitter's O part was lest unattended, was connected with O part was lest unattended, was connected with the Output splitter's & I part dikewise, the O the Output splitter's & I part dikewise, the O and from 'second Adder' was connected with the Part from 'second Adder' was connected with the I bit's output 3. Throm the Third Adder the 4 bit's output were connected to 4,5,6 accordingly and were connected to 4,5,6 accordingly and whole cincuit was completed.

Tinally, after completion, I checked the outputs and matched them with the Table: I and filled out the Table: 2. Its all of the values matched, the circuit worked correctly.

The problem that I saced during this experiment was that, I kept sorgetting to label the AND gates. As there was a lot of operations and circuit's involved, correcting it became confusing if I made a small mistake even once. Other than that is it is built step by step slowly, the circuit can be constructed error step.