

```
1  -----
2  --
3  -- Title      : counter
4  -- Design     : task3
5  -- Author     : Ishabul Haque and Ken Ejinkonye
6  -- Company    : Stony Brook
7  --
8  --
9  -----
10 -----
11 --
12 -- File       : c:\My_Designs\lab_7_task_3\task3\src\counter.vhd
13 -- Generated  : Fri Apr 17 16:14:22 2020
14 -- From       : interface description file
15 -- By         : Itf2Vhdl ver. 1.22
16 --
17 -----
18 --
19 -- Description : counter that iterates from 0 to 127 making a 7 bit
20 -- unsigned int, updates on rising edge of clk and when en is enabled or
21 -- '1'
22 -- Inputs: en, rst_bar, clk
23 -- 00output count
24 --
25 -----
26 --
27 --{{ Section below this comment is automatically maintained
28 --   and may be overwritten
29 --{entity {counter} architecture {int_count}}
30 --
31 library IEEE;
32 use IEEE.std_logic_1164.all;
33 use ieee.numeric_std.all;
34
35 entity counter is
36     port(
37         en : in STD_LOGIC;
38         rst_bar : in STD_LOGIC;
39         clk : in STD_LOGIC;
40         count : out STD_LOGIC_VECTOR(6 downto 0)
41     );
42 end counter;
43
44 --}} End of automatically maintained section
45
46 architecture int_count of counter is
47
48 begin
49     cnt_int: process(clk, rst_bar)
50     variable count_int : integer range 0 to 127;
51     begin
52         if rst_bar = '0' then
```

```
53         count_int :=0;
54     elsif rising_edge(clk) and en='1' then
55         if count_int = 127 then
56             count_int := 0;
57         else
58             count_int := count_int + 1;
59         end if;
60     end if;
61     count <= std_logic_vector(to_unsigned(count_int,7));
62 end process;
63
64     -- enter your statements here --
65
66
67 end int_count;
68
```