

```
1  -----
2  --
3  -- Title       : d_flip_flop
4  -- Design      : task1_2
5  -- Author      : Ishabul Haque and Ken Ejinkonye
6  -- Company     : Stony Brook
7  --
8  -- Description : Design for D Flip Flop with input D and Clock and output
9  -- Qff. If the data for
10 -- D changes state while the clock pulse is high, then output Qff follows
11 -- input D.
12 -- The value of qff only changes on the rising edge of clock
13 -----
14
15 library IEEE;
16 use IEEE.std_logic_1164.all;
17
18 entity d_flip_flop is
19     port(
20         d : in STD_LOGIC;
21         clk : in STD_LOGIC;
22         qff : out STD_LOGIC
23     );
24 end d_flip_flop;
25
26 --}} End of automatically maintained section
27
28 architecture behavioral of d_flip_flop is
29 begin
30     process(clk)
31     begin
32         if clk'event and clk = '1' then
33             qff <= d;
34         end if;
35     end process;
36 end behavioral;
```