```
1
2
    -- Title : spi_tx_shifter_tb
-- Design : spi_tx_shifter_tb
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
5
7
     ______
8
9
10
   -- File : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_tx_shifter_t
11
    -- Generated : Sun May 3 10:51:17 2020
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
     - -
15
     ______
16
17
    -- Description : Non-self checking testbench for spi tx shifter design
18
19
20
21
22
    library ieee;
23
    use ieee.std logic 1164.all;
24
    use ieee.numeric std.all;
25
    library work;
26
    use work.all;
27
28
29
    entity spi_tx_shifter_tb is
30
     end spi tx shifter tb;
31
32
33
34
    architecture tx_shifter_tb of spi_tx_shifter_tb is
35
     --stimulus sīgnals
36
        signal rst_bar : std_logic;
37
        signal clk : std logic;
       signal send en: std logic;
38
39
      signal cpha: std_logic;
      signal cpol: std_logic;
signal dord: std_logic;
signal data_in: std_logic_vector(7 downto 0);
40
41
42
43
        signal spi rxen: std_logic;
44
45
        --observed signals
46
        signal txd: std logic;
47
        signal sck: std_logic;
48
        signal ss bar: std_logic;
49
50
51
        constant period : time := 40ns;
52
         signal end sim : boolean := false;
```

```
53
54
     begin
55
         -- Unit Under Test port map
56
         UUT: entity spi tx shifter
57
         port map (
58
             rst bar => rst bar,
59
             clk => clk,
60
             send en => send en,
61
             cpha => cpha,
62
             cpol => cpol,
63
             dord => dord,
64
             data in => data in,
65
             txd => txd,
66
             sck => sck,
67
             ss_bar => ss_bar,
68
             spi_rxen => spi_rxen
69
             );
70
71
          -- Process to generate value for input data_in
72
          data gen:process
73
          begin
74
              for i in 1 to 2 loop
75
                  wait until clk='0';
76
             data in<="11001010";
77
             end loop;
78
             wait;
79
          end process;
80
81
          -- Process to generate clock
82
83
          clock gen:process
84
          begin
85
              clk<='0';
86
              loop
87
                   wait for period/2;
88
                   clk<=not clk;</pre>
89
                   exit when end_sim = true;
90
             end loop;
91
             wait;
92
          end process;
93
94
         -- Process to generate values for reset bar
95
         reset: process
96
         begin
97
             -- Reset bar intially 0 for 60ns
98
             rst bar <='0';
             for i in 1 to 2 loop
99
100
                 wait until clk = '1';
101
             end loop;
102
             rst bar<='1';
103
             wait;
104
         end process;
105
         -- Process to generate values for dord, cpol, cpha. The push button
106
107
         -- is represented by design send_pos_edge and cpol and cpha are
108
         -- not changed in the middle of a transmission. Value of dord
109
         -- determines which bit position the data is shifted to.
```

```
110
         push button:process
111
         begin
             -- Initialized values
112
             send_en <= '0';
113
             cpol <= '0';
114
             cpha <= '0';
115
             dord <= '0';
116
117
118
             wait for 4*period;
             for i in 0 to 7 loop
119
120
                 -- Generates the different modes of operation
                 (dord, cpol, cpha) <= to_unsigned(i,3);</pre>
121
122
                 wait for 2*period;
123
                 send en \leftarrow '1';
124
                 wait for 20*period;
                 send_en <= '0';
125
                 wait for 2*period;
126
127
128
             end loop;
129
             end sim <= true;
130
             wait;
131
         end process;
132
133
134 end tx shifter tb;
135
```

- 3 -