```
1
2
    -- Title : spi_tx_shifter
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
5
7
8
     -- Description : The transmitter shifter spi tx shifter converts the
     parallel
     -- data byte data_in to serial and transmits its data bits along with a
10
    -- synchronous clock sck. An SPI slave uses sck to determine when to
11
     -- each serial data bit. We will be transmitting the data's most
     significant
12
     -- bit.
13
14
15
16
     -- List of Circuit Features To Be Verified:
17
     -- Inputs: rst bar, clk, send en, cpha,cpool,data in
18
     -- Inputs cpol and cpha determine the clock polarity and clock phase of
     the
19
     -- transmitted dat.cpol determines whether the clock idles at 0 or 1. cpha
20
     -- determines whether the data must be sampled on the leading or trailing
21
     -- edge of the shift clock. The values of cpol and cpha are set to be
22
     -- compatible with the SPI slave that receives the data.
23
24
     -- Outputs: txd,sck, ss bar
25
     -- Output sck is used as the sample clock by the slave.
26
27
28
29
     library ieee;
30
     use ieee.numeric_std.all;
31
     use ieee.std_logic_1164.all;
32
     library work;
33
     use work.all;
34
35
     entity spi tx shifter is
36
         port(
        37
38
39
                                           -- enable data transmission
        cpha: in std_logic; -- clock phase cpol: in std_logic; -- clock polarity
40
41
42
         data_in : in std_logic_vector(7 downto 0); -- data to send
         txd: out std_logic; -- serial output data
sck: out std_logic; -- synchronous shift clock
ss_bar: out std_logic -- slave select
43
44
45
46
         );
47
48
     end spi_tx_shifter;
49
50
     architecture fsm of spi tx shifter is
```

```
51
52
53
     type state is (idle, ph1, ph2);
54
     signal present state, next state: state;
55
     signal bit addr : unsigned(2 downto 0);
56
57
     begin
58
59
60
         state reg: process(clk, rst bar)
61
         begin
62
              -- Present State will be idle when
63
              -- reset bar is triggered
64
             if rst bar = '0' then
                  present_state <= idle;</pre>
65
              -- Present state will change to the
66
67
              -- next state only on the rising
68
             -- edge of clock
69
             elsif rising_edge(clk) then
70
                  present state <= next state;</pre>
71
             end if:
72
         end process;
73
74
         -- Only when send en is high is when next state goes
75
         -- to phase 1, otherwise it goes to phase 2 from idle
         -- When bit adder is 000, it goes back to idle.
76
77
         nxt state: process (present state, send en, bit addr)
78
         begin
79
              case present state is
80
                  when idle =>
81
82
                  if send en = '1' then
83
                      next_state <= ph1;</pre>
84
                  else
85
                      next state <= ph2;</pre>
86
                  end if;
87
88
                  when ph1 =>
89
                  next_state <= ph2;</pre>
90
91
                  when ph2 =>
92
                  if bit addr = "000" then
93
                      next state <= idle;</pre>
94
95
                      next state <= ph1;</pre>
96
                  end if;
97
             end case;
98
         end process;
99
100
         -- Values to be assigned to the output signals
101
         -- based on the current state and value of
102
         -- bit adder
103
         output: process (present state, data in, bit addr)
104
         begin
105
             case present state is
106
107
                  when idle=>
```

```
108
                  sck <= cpol;</pre>
                  ss bar <= '1';
109
110
                  txd <= data in(to integer(bit addr));</pre>
111
                 when ph1=>
112
                  sck<=cpol;
113
                  ss bar<='0';
                  txd<= data in(to integer(bit addr));</pre>
114
115
                 when ph2=>
                  sck <= not cpol;</pre>
116
117
                  ss bar <= '0';
118
                  txd <= data_in(to_integer(bit_addr));</pre>
119
             end case;
         end process;
120
121
122
         -- Bit counter is used to implement shifting by using count to
123
         -- select which bit from the parallel input data is output
124
         bit_counter: process (rst_bar, clk, present_state)
125
         begin
126
             if rst_bar = '0' or present_state = idle then
                  bit addr <= "111";
127
128
             elsif rising edge(clk) then
129
                  if present state = ph2 then
                      if bit addr /= "000" then
130
131
                          bit addr <= bit addr - 1;</pre>
132
                      end if;
133
                  end if;
134
             end if;
135
         end process;
136
137
138 end fsm;
139
140
141
```