```
1
   ______
2
  -- Title : latch_vs_flip_flop
-- Design : task1
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
5
7
8
   ______
9
10 -- File : c:\My_Designs\lab7\task1\src\latch_vs_flip_flop.vhd
  -- Generated : Fri Apr 10 18:00:01 2020
11
  -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
13 -- By
14
  - -
15
   ______
16
17 -- Description : Design to understand the differences between a latch and a
   flop flop.
18
19 -- This design maps the inputs and outputs to the the declared inputs and
   outputs in the
20
21 -- design entity to highlight the differences in the outputs of these two
   devices when
22
23
  -- the same stimulator is applied to their data and clock inputs
24
   ______
25
26
27
  --{{ Section below this comment is automatically maintained
28 -- and may be overwritten
29 --{entity {latch_vs_flip_flop} architecture {structural}}
30
31 library IEEE;
  use IEEE.std_logic_1164.all;
32
33
  library work;
34 use work.all;
35
36 entity latch vs flip flop is
37
       port(
38
          d : in STD_LOGIC;
           clk : in STD LOGIC;
39
40
           q1 : out STD_LOGIC;
41
           qff : out STD_LOGIC
42
           );
43 end latch_vs_flip_flop;
44
45 --}} End of automatically maintained section
46
47
  architecture structural of latch vs flip flop is
48 begin
49
50
       u0 : entity d latch port map (d,clk, q1);
```

- 2 -