```
1
2
   -- Title : task3_tb
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
4
5
7
8
    -- Description : Non self checking test bench for SPI_test_system
9
10
11
12 library ieee;
13 use ieee.std_logic_1164.all;
14 use ieee.numeric_std.all;
15 library work;
16 use work.all;
17
18
19
20 entity task3 tb is
21
      -- Generic declarations of the tested unit
22
23
24
25
26 --}} End of automatically maintained section
27 end task3 tb;
28
29 architecture tb_architecture of task3_tb is
30
31
32
           --stimulus signals
33
        signal rst bar : std logic;
34
        signal send : std_logic := '1';
35
        signal cpha : std_logic;
36
        signal cpol: std_logic;
        signal clk : std_logic := '0';
37
38
39
        signal data in: std logic vector(7 downto 0);
40
41
        --observed signals
42
        signal send en: std logic;
43
        signal txd: std_logic;
44
        signal sck: std_logic;
45
        signal ss bar: std_logic;
46
        signal present state:std_logic;
47
        signal next state:std_logic;
48
        signal mosi : std_logic;
49
50
        constant period : time := 20ns; --need a much longer period
51
                                          -- in actual hardware
52
53 begin
        -- Unit Under Test port map
54
55
```

```
56
        u0 : entity send pos edge det port map(rst bar => rst bar, clk => clk,
57
        send => send, send en => send en);
58
59
        ul: entity spi tx shifter port map(rst bar => rst bar, clk => clk,
60
        cpol => cpol, cpha => cpha, data in => data in, sck => sck,
61
        ss bar => ss bar, send en => send en, txd => mosi);
62
63
        rst bar <= '0', '1' after period * 3; -- reset
64
                                     -- system clock
65
        clock: process
66
        begin
67
                        -- clock starts at 0 for 0.5 clock periods
68
            for i in 0 to 28 loop
69
                wait for period;
70
                clk <= not clk;</pre>
                                    -- 15 rising edges
71
                wait for period;
72
            end loop;
                                         -- stop clock
73
            std.env.finish;
74
        end process;
75
76
        snd: process
77
        begin
78
            for i in 0 to 28 loop
                                      --28 rising edges
79
                                       -- Send pulse duration of 200ns
                wait for 200ns;
80
                send <= not send;</pre>
81
            end loop;
                                        --end pulse
82
83
            std.env.finish;
84
            end process;
85
86
87
88 end tb_architecture;
89
```