```
1
2
   -- Title : SPI_test_system
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
   -- Description : The top-level structure simply combines the two previous
   entities
    -- send pos edge det and spi tx shifter.
10 -- List of Circuit Features to be verified:
11 -- Inputs: rst bar, clk, send, cpol, cpha, data in
12 -- Outputs: mosi, sck, ss bar
13 -- Observant Stimulus: Presennt State, Next State
14 -----
15
16 library IEEE;
17 use IEEE.std logic 1164.all;
18 library work;
19 use work.all;
20
21 entity SPI test system I is
22
        port(
       23
24
25
26
27
       data in : in std_logic_vector(7 downto 0); -- parallel input data
28
       mosi: out std_logic; -- master out slave in SPI serial data sck: out std_logic; -- SPI shift clock to slave ss_bar: out std_logic -- SPI shift clock to slave
29
30
31
32
33 end SPI_test_system_I;
34
35 architecture structural of SPI_test_system_I is
36
37 signal temp send en : std logic;
38
39 begin
40
41
42 -- Port Map for first two designs to structural design SPI test system
43
   u0 : entity send pos edge det port map(rst bar => rst bar, clk => clk,
44
        send => send, send en => temp send en);
45
46 ul: entity spi_tx_shifter port map(rst_bar => rst_bar, clk => clk,
47
        cpol => cpol, cpha => cpha, data in => data in, sck => sck,
48
        ss bar => ss bar, send en => temp send en, txd => mosi);
49
50
51
52
53 end structural;
```