

```
1  -----
2  ---
3  -- Title      : dff_en
4  -- Design     : Design Task 2: D flip-flop with Enable Input
5  -- Author     : Ishabul Haque
6  -- Company    : Ken Ejinkonye
7  --
8  -----
9  ---
10 -- File       : c:\My_Designs\task2\src\dff_en.vhd
11 -- Generated  : Fri Apr 10 18:16:18 2020
12 -- From      : interface description file
13 -- By        : Itf2Vhdl ver. 1.22
14 --
15 -----
16 ---
17 -- Description : Design for D flip-flop with Enable Input. Input for the
18 -- design are d, clk, en
19 -- and rst_bar. Output is q. When rst_bar is asserted, the flip-flop is
20 -- cleared. When rst_bar
21 -- is not asserted and en is asserted, the flip-flop stores its input data
22 -- on a rising clock edge.
23 -- When that condition is met, the output of the flip flop will be equal to
24 -- the input data
25 -- which was stored by the flip flop earlier.
26 -----
27 ---
28 --{{ Section below this comment is automatically maintained
29 --   and may be overwritten
30 --{entity {dff_en} architecture {behavioral}}
31
32 library IEEE;
33 use IEEE.std_logic_1164.all;
34
35 entity dff_en is
36     port(
37         d : in STD_LOGIC;
38         clk : in STD_LOGIC;
39         en : in STD_LOGIC;
40         rst_bar : in STD_LOGIC;
41         q : out STD_LOGIC
42     );
43 end dff_en;
44
45 --}} End of automatically maintained section
46
47 architecture behavioral of dff_en is
48 begin
49     process(clk, rst_bar)
50     begin
51         if rst_bar = '1' then
```

```
50         q <= '0';
51
52     elsif rst_bar = '0' then
53         if rising_edge(clk) then
54             if en = '1' then
55                 q <= d;
56             end if;
57         end if;
58     end if;
59 end process;
60
61 end behavioral;
62
```