

```

1  -----
2  ---
3  -- Title      : part2
4  -- Design     : Lab_07
5  -- Author     : Ishabul Haque and Ken Ejinkonye
6  -- Company    : Stony Brook
7  --
8  --
9  -----
10 ---
11 -- File       :
12 C:\Users\kenej\OneDrive\Designs\Lab_07\Lab_07\src\part2.vhd
13 -- Generated  : Fri Apr 17 14:01:18 2020
14 -- From       : interface description file
15 -- By         : Itf2Vhdl ver. 1.22
16 -----
17 ---
18 -- Description : table takes input data from the nubmer it grabs from the
19 counter.
20 --it takes the number and turns it into unsigned vector and uses that for
21 table lookup
22 --
23 -- Input: pat_num, b0,b1,b2,b3,b4,b5,b6
24 -- Output: led_array
25 -----
26 ---
27 --{{ Section below this comment is automatically maintained
28 -- and may be overwritten
29 --{entity {part2} architecture {part2}}
30 library ieee;
31 use IEEE.std_logic_1164.all;
32 use ieee.numeric_std.all;
33
34 entity pattern_gen is
35     port(
36         pat_num : in STD_LOGIC;
37         b0,b1,b2,b3,b4,b5,b6 : in STD_LOGIC;
38         led_array : out std_logic_vector(6 downto 0)
39     );
40 end pattern_gen;
41
42 --}} End of automatically maintained section
43
44 architecture table_lookup of pattern_gen is
45     signal place_holder: STD_LOGIC_VECTOR(6 downto 0);
46
47     type lookup_table is array (0 to 6) of std_logic_vector(6 downto 0);
48     constant table: lookup_table :=
49         ("1000001", "0100010", "0010100", "0001000", "0010100", "0100010",
50         "1000001");

```

```
51
52 begin
53
54
55
56     p1: process (place_holder)
57
58         variable temp : integer;
59         begin
60
61             place_holder <= (b6,b5,b4,b3,b2,b1,b0);
62             temp := to_integer(unsigned(place_holder));
63             place_holder <= std_logic_vector(to_unsigned(temp,7));
64             led_array <= table(to_integer(unsigned(place_holder)));
65
66         end process;
67
68
69 end table_lookup;
70
```