

Lab 9: SPI Transmitter and Receiver

Ishabul Haque 111598085

Ken Ejinkonye 112011486


Section 2


05/04/20


```
1  -----
2  --
3  -- Title       : spi_tx_shifter_tb
4  -- Design      : spi_tx_shifter_tb
5  -- Author      : Ishabul Haque and Ken Ejinkonye
6  -- Company     : Stony Brook
7  --
8  -----
9  --
10 -- File        : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_tx_shifter_t
    d
11 -- Generated   : Sun May 3 10:51:17 2020
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Non-self checking testbench for spi_tx_shifter design
18 --
19 -----
20 --
21
22 library ieee;
23 use ieee.std_logic_1164.all;
24 use ieee.numeric_std.all;
25 library work;
26 use work.all;
27
28
29 entity spi_tx_shifter_tb is
30 end spi_tx_shifter_tb;
31
32
33
34 architecture tx_shifter_tb of spi_tx_shifter_tb is
35     --stimulus signals
36     signal rst_bar : std_logic;
37     signal clk : std_logic;
38     signal send_en: std_logic;
39     signal cpha: std_logic;
40     signal cpol: std_logic;
41     signal dord: std_logic;
42     signal data_in: std_logic_vector(7 downto 0);
43     signal spi_rxen: std_logic;
44
45     --observed signals
46     signal txd: std_logic;
47     signal sck: std_logic;
48     signal ss_bar: std_logic;
49
50
51     constant period : time := 40ns;
52     signal end_sim : boolean := false;
```

```
53
54 begin
55     -- Unit Under Test port map
56     UUT: entity spi_tx_shifter
57     port map (
58         rst_bar => rst_bar,
59         clk => clk,
60         send_en => send_en,
61         cpha => cpha,
62         cpol => cpol,
63         dord => dord,
64         data_in => data_in,
65         txd => txd,
66         sck => sck,
67         ss_bar => ss_bar,
68         spi_rxen => spi_rxen
69     );
70
71     -- Process to generate value for input data_in
72     data_gen: process
73     begin
74         for i in 1 to 2 loop
75             wait until clk='0';
76             data_in<="11001010";
77         end loop;
78         wait;
79     end process;
80
81     -- Process to generate clock
82
83     clock_gen: process
84     begin
85         clk<='0';
86         loop
87             wait for period/2;
88             clk<=not clk;
89             exit when end_sim = true;
90         end loop;
91         wait;
92     end process;
93
94     -- Process to generate values for reset bar
95     reset: process
96     begin
97         -- Reset bar initially 0 for 60ns
98         rst_bar <='0';
99         for i in 1 to 2 loop
100             wait until clk = '1';
101         end loop;
102         rst_bar<='1';
103         wait;
104     end process;
105
106     -- Process to generate values for dord, cpol, cpha. The push button
107     -- is represented by design send_pos_edge and cpol and cpha are
108     -- not changed in the middle of a transmission. Value of dord
109     -- determines which bit position the data is shifted to.
```

```
110     push_button:process
111     begin
112         -- Initialized values
113         send_en <= '0';
114         cpol <= '0';
115         cpha <= '0';
116         dord <= '0';
117
118         wait for 4*period;
119         for i in 0 to 7 loop
120             -- Generates the different modes of operation
121             (dord, cpol, cpha) <= to_unsigned(i,3);
122             wait for 2*period;
123             send_en <= '1';
124             wait for 20*period;
125             send_en <= '0';
126             wait for 2*period;
127
128         end loop;
129         end_sim <= true;
130         wait;
131     end process;
132
133
134 end tx_shifter_tb;
135
```





```

1  -----
2  --
3  -- Title       : spi_rx_shifter
4  -- Design      : task1_2
5  -- Author      : Ishabul Haque and Ken Ejinkonye
6  -- Company     : Stony Brook
7  --
8  -- Description : The receiver shifter spi_rx_shifter converts the serial
9  -- data
10 -- at its rxd input to parallel and provides this parallel result as
11 -- output
12 -- data_out. This data may arrive most significant bit first or least
13 -- significant
14 -- bit first, as determined by the dord input. The final parallel value at
15 -- data_out
16 -- must always have its most significant bit in the leftmost position.
17 --
18 -- List of Circuit Features To Be Verified:
19 -- Inputs: rxd, rst_bar, clk, spi_rxen, dord
20 --
21 -- Outputs: data_out
22 -----
23
24
25
26 library ieee;
27 use ieee.std_logic_1164.all;
28 use ieee.numeric_std.all;
29
30
31 entity spi_rx_shifter is
32     port(
33         rxd : in std_logic;           -- data received from slave
34         rst_bar : in std_logic;       -- asynchronous reset
35         clk : in std_logic;           -- system clock
36         spi_rxen : in std_logic;      -- signal to enable shift
37         dord : in std_logic;          -- data order bit
38         data_out : out std_logic_vector(7 downto 0) -- received data
39     );
40 end spi_rx_shifter;
41
42
43 --}} End of automatically maintained section
44
45 architecture rx_shifter of spi_rx_shifter is
46     -- Signal g is a temporary vector to manipulate value going to data_out
47     signal g : std_logic_vector(7 downto 0) := "00000000";
48
49
50
51 begin
52     dord_change: process(dord, rxd, spi_rxen, g)
53     begin
54         -- Data can only be shifted when spi_rxen is asserted

```



```

52     if spi_rxen = '1' then
53         -- If dord = 0, data is shifted to most significant bit
54         if (dord='0') then
55             -- Data is only shifted at the rising edge of clock
56             if rising_edge(clk) then
57                 -- Data being shifted in is the value of rxd
58                 -- Initial bit position will always equal rxd
59                 data_out(0) <= rxd;
60                 g(0) <= rxd;
61                 -- For loop to implement shifting method using g
62                 -- as a test vector to manipulate data
63                 for i in 7 downto 0 loop
64                     if i>0 then
65                         g(i)<=g(i-1);
66                         data_out<=g;
67                     end if;
68
69
70                 end loop;
71             end if ;
72             -- If dord = 1, data is shifted to least significant bit
73         elsif (dord='1') then
74             if rising_edge(clk) then
75
76                 data_out(7)<=rxd;
77                 g(0) <= rxd;
78                 data_out <= g;
79
80                 for i in 7 downto 0 loop
81
82                     if i>0 then
83                         g(i-1)<=g(i);
84                         data_out<=g;
85                     end if;
86
87                 end loop;
88             end if;
89
90         end if;
91     end if;
92 end process;
93
94 end rx_shifter;
95
96
97
98

```


```

1  -----
2  --
3  -- Title       : spi_rx_shifter_tb
4  -- Design      : spi_rx_shifter_tb
5  -- Author      : Ishabul Haque and Ken Ejinkonye
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_rx_shifter_t
    d
11 -- Generated   : Tue May  5 10:55:14 2020
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Non self checking test bench for spi_rx_shifter design
18 --
19 -----
20 --
21
22 library ieee;
23 use ieee.std_logic_1164.all;
24 use ieee.numeric_std.all;
25
26
27
28 entity spi_rx_shifter_tb is
29 end spi_rx_shifter_tb;
30
31
32
33 architecture rx_shifter_tb of spi_rx_shifter_tb is
34
35     --stimulus signals
36     signal rst_bar : std_logic;
37     signal clk : std_logic;
38     signal rxd : std_logic;
39     signal dord: std_logic;
40     signal spi_rxen: std_logic;
41
42     --observed signals
43     signal data_out: std_logic_vector(7 downto 0);
44
45     -- Constants
46     constant period : time := 20ns;
47     signal end_sim : boolean := false;
48 begin
49     -- Unit Under Test port map
50     UUT: entity spi_rx_shifter
51     port map (
52         rst_bar => rst_bar,

```

```
53     clk => clk,
54     rxd => rxd,
55     dord => dord,
56     data_out => data_out,
57     spi_rxen => spi_rxen
58 );
59
60 -- Process to generate value for clock
61 clock_gen: process
62
63 begin
64
65     clk<='0';
66     loop
67         wait for period/2;
68         clk<=not clk;
69         exit when end_sim = true;
70     end loop;
71     wait;
72 end process;
73
74 -- Process to generate value for reset bar
75 reset: process
76 begin
77
78     rst_bar<='0';
79     for i in 1 to 2 loop
80         wait until clk = '1';
81
82     end loop;
83     rst_bar<='1';
84     wait;
85
86 end process;
87
88 -- Process to generate dord, dord simply changes
89 -- from 0 to 1 for verification purposes of the design
90 dord_gen: process
91 begin
92     loop
93         dord <= '0';
94         wait for 400 ns;
95         dord <= '1';
96         exit when end_sim = true;
97     end loop;
98 end process;
99
100 -- Process to generate value for spi_rxen
101 -- A value of 0 is asserted to verify data
102 -- is only shifted when spi_rxen is asserted
103 spi_rxen_gen: process
104
105 begin
106
107     spi_rxen <= '0';
108
109     loop
```

```
110         wait for 2*period;
111         spi_rxen <= '1';
112         wait for 20*period;
113         spi_rxen <= '0';
114         wait for 2*period;
115         exit when end_sim = true;
116     end loop;
117
118 end process;
119
120 -- Proocess to generate value for rxd, data
121 -- being shifted in
122 rxd_gen : process
123 begin
124     rxd <= '1';
125     loop
126         wait for period/2;
127         rxd <= '1';
128         wait for period/2 ;
129         rxd <= '0';
130         wait for period/2;
131         exit when end_sim = true;
132     end loop;
133 end process;
134
135
136
137 end rx_shifter_tb;
138
```



```

1  -----
2  --
3  -- Title       : send_pos_edge_det
4  -- Design      : send_pos_edge_det
5  -- Author      : Ishabul Haque and Ken Ejinkonye
6  -- Company     : Stony Brook
7  --
8  -- Description : A positive edge detector is used to detect the
9  -- positive edge of the send and to generate a narrow pulse that will
10 -- be used by the spi_tx_shifter to determine when it should start to send
11 -- a byte.
12 -- List of Circuit Features To Be Verified:
13 -- Inputs: rst_bar, clk, send
14 -- Outputs: send_en
15
16
17 -----
18
19 library IEEE;
20 use IEEE.std_logic_1164.all;
21
22 entity send_pos_edge_det is
23     port(
24         rst_bar : in std_logic;    -- asynynchronous system reset
25         clk : in std_logic;        -- system clock
26         send : in std_logic;       -- debounced send input
27         send_en : out std_logic    -- send enable output pulse
28     );
29 end send_pos_edge_det;
30
31
32 architecture moore_fsm of send_pos_edge_det is
33     type state is (state_a, state_b, state_c);
34     signal present_state, next_state : state;
35
36     begin
37         state_reg: process (clk, rst_bar)
38         begin
39             if rst_bar = '0' then
40                 -- If rst_bar is enabled, then present state will switch
41                 -- to state a
42                 present_state <= state_a;
43             elsif rising_edge(clk) then
44                 -- If rst_bar is not enabled, the present state will switch
45                 -- to the next state on the rising edge of clock
46                 present_state <= next_state;
47             end if;
48         end process;
49
50         outputs: process (present_state)
51         begin
52             case present_state is
53                 -- Output send_en will only be high when the present state
54                 -- is in state c, otherwise it will output low
55                 when state_c => send_en <= '1';

```

```
56         when others => send_en <= '0';
57     end case;
58 end process;
59
60     nxt_state: process (present_state, send)
61     begin
62         -- Moore FSM, state values are determined by
63         -- state diagram
64         case present_state is
65             when state_a =>
66                 if send = '0' then
67                     next_state <= state_b;
68                 else
69                     next_state <= state_b;
70                 end if;
71
72             when state_b =>
73                 if send = '1' then
74                     next_state <= state_c;
75                 else
76                     next_state <= state_b;
77                 end if;
78
79             when others =>
80                 if send = '0' then
81                     next_state <= state_b;
82                 else
83                     next_state <= state_a;
84                 end if;
85             end case;
86         end process;
87     end moore_fsm;
88
89
90
```

```

1  -----
2  --
3  -- Title       : SPI_test_system_II
4  -- Design      : SPI_Transmitter_and_Reciever
5  -- Author      : kenechukwu.ejinkonye@stonybrook.edu
6  -- Company     : Stony Brook University
7  --
8  -----
9  --
10 -- File        :
11 c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_tx_shifter_tb.vhd
12 -- Generated   : Sun May 3 10:51:17 2020
13 -- From        : interface description file
14 -- By          : Itf2Vhdl ver. 1.22
15 -----
16 --
17 -- Description : SPI Test System II Top Level
18 --
19 -----
20 --
21 --{{ Section below this comment is automatically maintained
22 --   and may be overwritten
23 --{entity {spi_tx_shifter_tb} architecture {spi_tx_shifter_tb}}
24
25 library ieee;
26 use ieee.numeric_std.all;
27 use ieee.std_logic_1164.all;
28 library work;
29 use work.all;
30
31 entity SPI_test_system_II is
32     port(
33         rst_bar : in std_logic;      -- asynchronous system reset
34         clk      : in std_logic;      -- system clock
35         send      : in std_logic;     -- positive pulse to start transmission
36         cpol      : in std_logic;     -- clock polarity setting
37         cpha      : in std_logic;     -- clock phase setting
38         dord      : in std_logic;     -- transmission data order 0 => msb first
39         miso       : in std_logic;    -- master in slave out
40         spi_rxen  : in std_logic;     -- signal to enable shift
41         data_in   : in std_logic_vector(7 downto 0); -- parallel input data
42         data_out  : out std_logic_vector(7 downto 0); -- parallel output
43     data
44         mosi      : out std_logic;    -- master out slave in SPI serial data
45         sck       : out std_logic;    -- SPI shift clock to slave
46         ss_bar    : out std_logic     -- slave select signal );
47
48
49
50
51 end SPI_test_system_II;

```



```
52
53 architecture structural of SPI_test_system_II is
54
55 signal temp_send_en : std_logic;
56 signal temp_spi_rxen : std_logic;
57
58
59
60
61
62 begin
63
64
65 -- Port Map for first two designs to structural design SPI_test_system
66 u0 : entity send_pos_edge_det port map(rst_bar => rst_bar, clk => clk,
67     send => send, send_en => temp_send_en);
68
69 u1: entity spi_tx_shifter port map(rst_bar => rst_bar, clk => clk,
70     cpol => cpol, cpha => cpha, send_en => temp_send_en, dord => dord,
71     data_in => data_in, txd => mosi, sck => sck, ss_bar => ss_bar,
72     spi_rxen => temp_spi_rxen );
73
74
75 u2: entity spi_rx_shifter port map(rst_bar => rst_bar, clk => clk,
76     rxd => miso, dord => dord, data_out => data_out, spi_rxen =>
77     temp_spi_rxen);
78
79
80
81 end structural;
```

```

1  -----
2  --
3  -- Title       : SPI_test_system_II_tb
4  -- Design      : SPI_test_system_II_tb
5  -- Author      : Ishabul Haque and Ken Ejinkonye
6  -- Company     : Stony Brook
7  --
8  -----
9  --
10 -- File        : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_tx_shifter_t
    d
11 -- Generated   : Sun May 3 10:51:17 2020
12 -- From        : interface description file
13 -- By          : Itf2Vhdl ver. 1.22
14 --
15 -----
16 --
17 -- Description : Non-self checking testbench for spi_tx_shifter design
18 --
19 -----
20 --
21
22 library ieee;
23 use ieee.std_logic_1164.all;
24 use ieee.numeric_std.all;
25 library work;
26 use work.all;
27
28
29 entity SPI_test_system_II_tb is
30 end SPI_test_system_II_tb;
31
32
33
34 architecture SPI_test_system_II_tb of SPI_test_system_II_tb is
35     --stimulus signals
36     signal rst_bar : std_logic;
37     signal clk : std_logic;
38     signal send : std_logic;           -- positive pulse to start
    transmission
39     signal send_en: std_logic;
40     signal miso : std_logic;          -- master in slave out
41     signal cpha: std_logic;
42     signal cpol: std_logic;
43     signal dord: std_logic;
44     signal data_in: std_logic_vector(7 downto 0);
45     signal spi_rxen: std_logic;
46     signal rxd : std_logic;
47
48     --observed signals
49     signal txd: std_logic;
50     signal sck: std_logic;
51     signal ss_bar: std_logic;

```

```

52     signal data_out : std_logic_vector(7 downto 0);    -- parallel output
data
53     signal mosi : std_logic;        -- master out slave in SPI serial data
54
55
56     constant period : time := 40ns;
57     signal end_sim : boolean := false;
58     --constant data_in : std_logic_vector(7 downto 0) := x;
59     signal loopback : std_logic;
60
61
62 begin
63     -- Unit Under Test port map
64     UUT: entity SPI_test_system_II
65     port map (
66         rst_bar => rst_bar,
67         clk => clk,
68         --send_en => send_en,
69         send => send,
70         miso => miso,
71         cpha => cpha,
72         spi_rxen => spi_rxen,    -- signal to enable shift
73         cpol => cpol,
74         dord => dord,
75         data_in => data_in,
76         mosi => mosi,
77         sck => sck,
78         ss_bar => ss_bar
79         --spi_rxen => spi_rxen,
80     );
81
82     loopback <= mosi;
83     miso <= loopback;
84
85     -- Duration of signal send is 200ns at a high value
86     send_gen: process
87     begin
88         send <= '1';
89         for i in 0 to 28 loop    --28 rising edges
90             wait for 200ns;      -- Send pulse duration of 200ns
91             send <= not send;
92         end loop;              --end pulse
93
94         std.env.finish;
95     end process;
96
97
98
99     -- Process to generate value for input data_in
100    data_gen:process
101    begin
102        for i in 1 to 2 loop
103            wait until clk='0';
104            data_in <= "11001010";
105        end loop;
106        wait;
107    end process;

```

```

108
109     -- Proocess to generate clock
110     clock_gen:process
111     begin
112         clk<='0';
113         loop
114             wait for period/4;
115             clk<=not clk;
116             exit when end_sim = true;
117         end loop;
118         wait;
119     end process;
120
121     -- Process to generate values for reset bar
122     reset: process
123     begin
124         -- Reset bar intially 0 for 60ns
125         rst_bar<='0';
126         for i in 1 to 2 loop
127             wait until clk = '1';
128         end loop;
129         rst_bar<='1';
130         wait;
131     end process;
132
133     -- Proocess to generate value for rxd, data
134     -- being shifted in
135     rxd_gen : process
136     begin
137         rxd <= '1';
138         loop
139             wait for period/2;
140             rxd <= '1';
141             wait for period/2 ;
142             rxd <= '0';
143             wait for period/2;
144             exit when end_sim = true;
145         end loop;
146     end process;
147
148     dord_gen: process
149     begin
150         loop
151             dord <= '0';
152             wait for 400 ns;
153             dord <= '1';
154             exit when end_sim = true;
155         end loop;
156     end process;
157
158
159
160
161
162     -- Process to generate values for dord,cpol,cpha. The push button
163     -- is represented by design send_pos_edge and cpol and cpha are
164     -- not changed in the middle of a transmission. Value of dord

```

```
165      -- determines which bit position the data is shifted to.
166      push_button:process
167      begin
168          -- Initialized values
169          send_en <= '0';
170          cpol <= '0';
171          cpha <= '0';
172          dord <= '0';
173
174          wait for 4*period;
175          for i in 0 to 9 loop
176              -- Generates the different modes of operation
177              (dord, cpol, cpha) <= to_unsigned(i,3);
178              wait for 2*period;
179              send_en <= '1';
180              wait for 20*period;
181              send_en <= '0';
182              wait for 2*period;
183
184          end loop;
185          dord <= '1';
186          end_sim <= true;
187          wait;
188      end process;
189
190  end SPI_test_system_II_tb;
191
```

workspace not loaded) - task3_01.awc * - Active-HDL Student Edition (32-bit)

File Edit Search View Workspace Design Simulation Waveform Tools Window Help

100 ns

No simulation

Bold

task3_01.awc *

Signal name	Value
<code>rst_bar</code>	1
<code>clk</code>	1
<code>send</code>	1
<code>send_en</code>	1
<code>miso</code>	0
<code>cpha</code>	1
<code>cpol</code>	0
<code>dord</code>	1
<code>data_in</code>	CA
<code>rx_d</code>	1
<code>sck</code>	1
<code>data_out</code>	FF
<code>spl_rxn</code>	1
<code>ss_bar</code>	0
<code>mosi</code>	0
<code>end_sim</code>	false
<code>rx_d</code>	0
<code>(x) period</code>	40 ns

starts state change

updates state change on rising edge

derived from mosi

starts LSB shifting

CA

ideal clock to use for updating the shifter but we weren't able to figure out how to make our shifter trigger off sck

begins shifting bits but the waveform period is too long so it resulted in the shifter shifting an extra bit

falling to 0 sends states back to idle

derived from tx_d

5 804 035 ps

Cursor 1

5 804 035 ps

Console

Welcome to Active-HDL

This message was printed from macro file C:\Aldec\Active-HDL-Student-Edition\Script\startup.do

Waveform file 'D:/Users/Ken/Desktop/ShortLab/task3_01.awc' connected to 'D:/Users/Ken/Desktop/ShortLab/task3_01.asdb'.


task3_01.asdb

SIM

Type here to search

5/11/2020

4:48 PM



Design Information

Command line: map -a LatticeXP -p LFXP3C -t TQFP100 -s 4 -oc Commercial
lab09_impl1.ngd -o lab09_impl1_map.ncd -pr lab09_impl1.prf -mp
lab09_impl1.mrp -lpf
C:/lsc/diamond/3.11_x64/bin/nt64/impl1/lab09_impl1_synplify.lpf -lpf
C:/lsc/diamond/3.11_x64/bin/nt64/lab09.lpf -gui -msgset
C:/lsc/diamond/3.11_x64/bin/nt64/promote.xml
Target Vendor: LATTICE
Target Device: LFXP3CTQFP100
Target Performance: 4
Mapper: mg5g00, version: Diamond (64-bit) 3.11.2.446
Mapped on: 05/11/20 16:21:22

Design Summary

Number of registers: 20 out of 3258 (1%)
PFU registers: 20 out of 3072 (1%)
PIO registers: 0 out of 186 (0%)
Number of SLICES: 17 out of 1536 (1%)
SLICES as Logic/ROM: 17 out of 1536 (1%)
SLICES as RAM: 0 out of 384 (0%)
SLICES as Carry: 0 out of 1536 (0%)
Number of LUT4s: 25 out of 3072 (1%)
Number used as logic LUTs: 25
Number used as distributed RAM: 0
Number used as ripple logic: 0
Number used as shift registers: 0
Number of PIO sites used: 25 out of 62 (40%)
Number of PIO FIXEDDELAY: 0
Number of DQS DLLs: 0 out of 2 (0%)
Number of PLLs: 0 out of 2 (0%)
Number of block RAMs: 0 out of 6 (0%)
Number of GSRs: 1 out of 1 (100%)
JTAG used : No
Readback used : No
Oscillator used : No
Startup used : No
Notes:-
1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
Number of clocks: 3
Net ul.present_state[4]: 4 loads, 0 rising, 4 falling (Driver: ul/present_state[4])
Net clk c: 8 loads, 8 rising, 0 falling (Driver: PIO clk)
Net ul/N_52_lo: 2 loads, 2 rising, 0 falling (Driver: ul/present_state_RNIRO9D[0])
Number of Clock Enables: 0
Number of local set/reset loads for net rst_bar_c merged into GSR: 15
Number of LSRs: 1
Net ul/un3 rst_bar: 2 loads, 2 LSLICES
Number of nets dRiven by tri-state buffers: 0
Top 10 highest fanout non-clock nets:
Net ul/bit_addr[2]: 9 loads

Net dord c: 8 loads
Net ul/bit_addr[1]: 7 loads
Net ul/bit_addr[0]: 6 loads
Net ul/present_state[2]: 6 loads
Net temp_send_en: 4 loads
Net data_out_c[1]: 3 loads
Net data_out_c[2]: 3 loads
Net data_out_c[3]: 3 loads
Net data_out_c[4]: 3 loads

Number of warnings: 3
Number of errors: 0

Design Errors/Warnings

WARNING - map: Using local reset signal 'rst_bar_c' to infer global GSR net.
WARNING - map: IO buffer missing for top level port cpha...logic will be discarded.
WARNING - map: IO buffer missing for top level port spi_rxen...logic will be discarded.

IO (PIO) Attributes

IO Name	Direction	Levelmode	IO	FIXEDDELAY
		IO_TYPE	Register	
data_out[0]	OUTPUT	LVC MOS25		
rst_bar	INPUT	LVC MOS25		
ss_bar	OUTPUT	LVC MOS25		
sck	OUTPUT	LVC MOS25		
mosi	OUTPUT	LVC MOS25		
data_out[7]	OUTPUT	LVC MOS25		
data_out[6]	OUTPUT	LVC MOS25		
data_out[5]	OUTPUT	LVC MOS25		

data_out[5]	OUTPUT	LVCNMOS25			
data_out[4]	OUTPUT	LVCNMOS25			
data_out[3]	OUTPUT	LVCNMOS25			
data_out[2]	OUTPUT	LVCNMOS25			
data_out[1]	OUTPUT	LVCNMOS25			
data_in[7]	INPUT	LVCNMOS25			
data_in[6]	INPUT	LVCNMOS25			
data_in[5]	INPUT	LVCNMOS25			
data_in[4]	INPUT	LVCNMOS25			
data_in[3]	INPUT	LVCNMOS25			
data_in[2]	INPUT	LVCNMOS25			
data_in[1]	INPUT	LVCNMOS25			
data_in[0]	INPUT	LVCNMOS25			
miso	INPUT	LVCNMOS25			
dord	INPUT	LVCNMOS25			
cpol	INPUT	LVCNMOS25			
send	INPUT	LVCNMOS25			
clk	INPUT	LVCNMOS25			

Removed logic

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block u0/GND undriven or does not drive anything - clipped.
Block u0/VCC undriven or does not drive anything - clipped.
Block u1/GND undriven or does not drive anything - clipped.
Block u1/VCC undriven or does not drive anything - clipped.
Block u2/GND undriven or does not drive anything - clipped.
Block u2/VCC undriven or does not drive anything - clipped.
Signal rst_bar_c_i was merged into signal rst_bar_c
Signal u2/CN was merged into signal u1.present_state[4]
Signal VCC undriven or does not drive anything - clipped.
Block rst_bar_pad_RN11JBB was optimized away.
Block u2/g_1.CN was optimized away.

GSR Usage

GSR Component:
The local reset signal 'rst_bar_c' of the design has been inferred as Global Set Reset (GSR). The reset signal used for GSR control is 'rst_bar_c'.

GSR Property:
The design components with GSR property set to ENABLED will respond to global set reset while the components with GSR property set to DISABLED will not.

Run Time and Memory Usage

Total CPU Time: 0 secs
Total REAL Time: 0 secs
Peak Memory Usage: 27 MB

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation, All rights reserved.

