# Lab 9: SPI Transmitter and Receiver

Ishabul Haque 111598085 Ken Ejinkonye 112011486

Section 2 05/04/20

File: C:/My\_Designs/lab09/lab09/src/spi\_tx\_shifter.vhd (/spi\_tx\_shifter\_tb/UUT)

157

- 1 -

```
1
2
    -- Title : spi_tx_shifter_tb
-- Design : spi_tx_shifter_tb
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
5
7
     ______
8
9
10
   -- File : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_tx_shifter_t
11
    -- Generated : Sun May 3 10:51:17 2020
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
     - -
15
     ______
16
17
    -- Description : Non-self checking testbench for spi tx shifter design
18
19
20
21
22
    library ieee;
23
    use ieee.std logic 1164.all;
24
    use ieee.numeric std.all;
25
    library work;
26
    use work.all;
27
28
29
    entity spi_tx_shifter_tb is
30
     end spi tx shifter tb;
31
32
33
34
    architecture tx_shifter_tb of spi_tx_shifter_tb is
35
     --stimulus sīgnals
36
        signal rst_bar : std_logic;
37
        signal clk : std logic;
       signal send en: std logic;
38
39
      signal cpha: std_logic;
      signal cpol: std_logic;
signal dord: std_logic;
signal data_in: std_logic_vector(7 downto 0);
40
41
42
43
        signal spi rxen: std_logic;
44
45
        --observed signals
46
        signal txd: std logic;
47
        signal sck: std_logic;
48
        signal ss bar: std_logic;
49
50
51
        constant period : time := 40ns;
52
         signal end sim : boolean := false;
```

```
53
54
     begin
55
         -- Unit Under Test port map
56
         UUT: entity spi tx shifter
57
         port map (
58
             rst bar => rst bar,
59
             clk => clk,
60
             send en => send en,
61
             cpha => cpha,
62
             cpol => cpol,
63
             dord => dord,
64
             data in => data in,
65
             txd => txd,
66
             sck => sck,
67
             ss_bar => ss_bar,
68
             spi_rxen => spi_rxen
69
             );
70
71
          -- Process to generate value for input data_in
72
          data gen:process
73
          begin
74
              for i in 1 to 2 loop
75
                  wait until clk='0';
76
             data in<="11001010";
77
             end loop;
78
             wait;
79
          end process;
80
81
          -- Process to generate clock
82
83
          clock gen:process
84
          begin
85
              clk<='0';
86
              loop
87
                   wait for period/2;
88
                   clk<=not clk;</pre>
89
                   exit when end_sim = true;
90
             end loop;
91
             wait;
92
          end process;
93
94
         -- Process to generate values for reset bar
95
         reset: process
96
         begin
97
             -- Reset bar intially 0 for 60ns
98
             rst bar <='0';
             for i in 1 to 2 loop
99
100
                 wait until clk = '1';
101
             end loop;
102
             rst bar<='1';
103
             wait;
104
         end process;
105
         -- Process to generate values for dord, cpol, cpha. The push button
106
107
         -- is represented by design send_pos_edge and cpol and cpha are
108
         -- not changed in the middle of a transmission. Value of dord
109
         -- determines which bit position the data is shifted to.
```

```
110
         push button:process
111
         begin
             -- Initialized values
112
             send_en <= '0';
113
             cpol <= '0';
114
             cpha <= '0';
115
             dord <= '0';
116
117
118
             wait for 4*period;
             for i in 0 to 7 loop
119
120
                 -- Generates the different modes of operation
                 (dord, cpol, cpha) <= to_unsigned(i,3);</pre>
121
122
                 wait for 2*period;
123
                 send en \leftarrow '1';
124
                 wait for 20*period;
                 send_en <= '0';
125
                 wait for 2*period;
126
127
128
             end loop;
129
             end sim <= true;
130
             wait;
131
         end process;
132
133
134 end tx shifter tb;
135
```

- 3 -

c:/My\_Designs/lab09/lab09/src/wave.asdb untitled.awc 200 400 600 800 1000 1200 1400 Signal name Value **л**rst\_bar 1 лг clk 1 t... √send en 1 **™** cpha 1 **™** cpol 0 **™** dord 0 CA CA ⊕ **J** data in 260 ns **J** spi\_rxen 1 0 \_rtxd Each sequential value of sck corresponds to a different state. These лсsck 0 values are identified in the design description ss\_bar is only 1 when idle **™**ss\_bar 0 ∎ end\_sim fal... Next state after idle is ph1 Next state after ph2 is ph3 when  $send_en = 1$ only when bit adder is 0 □ present sta... ph1 idle Next state after ph3 is Next state after state 1 is always stage 2 ph4 and then afterward is idle ph2 next\_state idle bit adder is decremented by 1 only on the rising edge of clock during ph2 ⊕ **J** bit\_addr 0 Cursor 1 1 600 ns c:/My\_Designs/lab09/lab09/src/wave.asdb untitled.awc 800 1600 2400 3200 4000 4800 5600 6400 7200 ns Signal name Value rst bar 1 0 лг clk √u send en 1 Mode 100 Mode 110 Mode 101 Previous mode was 000 Mode 111 **™** cpha 1 Mode 010 Mode 011 **™** cpol 0 Mode 001 **J** dord 0 CA **∄ J** data in CA 1 .ru txd 0 Each sequential value of sck corresponds to a different state. These 0 лгsck values are identified in the design description ss\_bar is only 1 when idle **™**ss\_bar 0 ₁ end sim false Next state after idle is ph1 | fter ph2 is ph3 when send en = 1bit adder is 0 ph1 **л** present state idle Next state af Next state after ph3 is is always sta ph4 and then afterward is idle next state ph2 idle bit adder is decremented by 1 only on the rising edge of clock during ph2 0 ⊕ **J** bit addr Cursor 1 1 615 979 ps

```
1
2
   -- Title : spi_rx_shifter
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
3
   -- Company
               : Stony Brook
7
8
   -- Description : The receiver shifter spi rx shifter converts the serial
   -- at its rxd input to parallel and and provides this parallel result as
   output
10 -- data out. This data may arrive most significant bit first or least
   significant
11 -- bit first, as determined by the dord input. The final parallel value at
   data out
12
   -- must always have its most significant bit in the leftmost position.
13
   -- List of Circuit Features To Be Verified:
14
15 -- Inputs: rxd, rst bar, clk,spi rxen,dord
16
17
  -- Outputs: data out
18
19
   ______
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24
25
26 entity spi_rx_shifter is
27
       port(
      28
29
30
       31
32
33
       data_out : out std_logic_vector(7 downto 0) -- received data
34
       );
35 end spi_rx_shifter;
36
37
38 --}} End of automatically maintained section
39
40
   architecture rx shifter of spi rx shifter is
41
   -- Signal g is a temporary vector to manipulate value going to data out
   signal g : std_logic_vector(7 downto 0):= "000000000";
42
43
44
45
46
47 begin
48
49
       dord change: process(dord, rxd, spi rxen,g)
50
       begin
51
          -- Data can only be shifted when spi rxen is asserted
```

```
52
             if spi rxen = '1' then
                 -- If dord = 0, data is shifted to most significant bit
53
54
                 if (dord='0') then
55
                     -- Data is only shifted at the rising edge of clock
56
                     if rising edge(clk) then
57
                         -- Data being shifted in is the value of rxd
58
                         -- Initial bit position will always equal rxd
59
                         data out(0) <= rxd;
60
                         g(0) \ll rxd;
61
                         -- For loop to implement shifting method using g
62
                         -- as a test vector to manipulate data
63
                         for i in 7 downto 0 loop
64
                              if i>0 then
65
                                  g(i) \le g(i-1);
66
                                  data_out<=g;</pre>
67
                              end if;
68
69
70
                         end loop;
71
                     end if;
72
                 -- If dord = 1, data is shifted to least significant bit
73
                 elsif (dord='1') then
74
                     if rising edge(clk) then
75
76
                         data out(7)<=rxd;</pre>
                         g(0) \ll rxd;
77
78
                         data out <= g;
79
80
                         for i in 7 downto 0 loop
81
82
                              if i>0 then
83
                                  g(i-1) <= g(i);
84
                                  data out<=g;</pre>
85
                              end if;
86
87
                         end loop;
88
                     end if;
89
90
91
                 end if;
92
            end if;
93
94
        end process;
95
96 end rx shifter;
97
98
```

```
1
2
    -- Title : spi_rx_shifter_tb
-- Design : spi_rx_shifter_tb
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook University
3
5
7
     ______
8
9
10
    -- File : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_rx_shifter_t
11
    -- Generated : Tue May 5 10:55:14 2020
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
    - -
15
     ______
16
17
    -- Description : Non self checking test bench for spi rx shifter design
18
19
20
21
22
    library ieee;
23
    use ieee.std logic 1164.all;
24
    use ieee.numeric std.all;
25
26
27
28
    entity spi_rx_shifter_tb is
29
    end spi_rx_shifter_tb;
30
31
32
33
    architecture rx_shifter_tb of spi_rx_shifter_tb is
34
35
        --stimulus signals
36
        signal rst_bar : std_logic;
37
        signal clk : std logic;
38
        signal rxd : std logic;
39
       signal dord: std_logic;
40
      signal spi rxen: std_logic;
41
42
       --observed signals
43
        signal data out: std_logic_vector(7 downto 0);
44
45
        -- Constants
46
        constant period : time := 20ns;
47
        signal end_sim : boolean := false;
48
    begin
49
        -- Unit Under Test port map
50
        UUT: entity spi_rx_shifter
51
        port map (
52
            rst bar => rst bar,
```

```
53
             clk => clk,
54
             rxd => rxd,
55
             dord => dord,
56
             data out => data out,
57
             spi rxen => spi rxen
58
             );
59
60
             -- Process to generate value for clock
61
             clock gen:process
62
63
             begin
64
65
                 clk<='0';
66
                 loop
67
                     wait for period/2;
68
                      clk<=not clk;</pre>
                      exit when end_sim = true;
69
70
                 end loop;
                 wait;
71
72
             end process;
73
74
             -- Process to generate value for reset bar
75
             reset: process
76
             begin
77
78
                 rst bar<='0';
                 for i in 1 to 2 loop
79
80
                     wait until clk = '1';
81
82
                 end loop;
83
                 rst bar<='1';
84
                 wait;
85
86
             end process;
87
88
             -- Process to generate dord, dord simply changes
89
             -- from 0 to 1 for verification purposes of the design
90
             dord_gen: process
91
             begin
92
                 loop
93
                 dord <= '0';
94
                 wait for 400 ns;
95
                 dord <= '1';
96
                 exit when end_sim = true;
97
                 end loop;
98
             end process;
99
100
             -- Process to generate value for spi rxen
101
             -- A value of 0 is asserted to verify data
             -- is only shifted when spi_rxen is asserted
102
             spi_rxen_gen: process
103
104
105
             begin
106
107
                 spi rxen <= '0';
108
109
                 loop
```

File: C:/My\_Designs/lab09/lab09/src/spi\_rx\_shifter\_tb.vhd

```
110
                     wait for 2*period;
111
                     spi rxen <= '1';
                     wait for 20*period;
112
                     spi_rxen <= '0';</pre>
113
114
                     wait for 2*period;
115
                     exit when end sim = true;
116
                 end loop;
117
118
             end process;
119
120
             -- Proocess to generate value for rxd, data
121
             -- being shifted in
122
             rxd_gen : process
123
             begin
                 rxd <= '1';
124
125
                 loop
126
                     wait for period/2;
127
                     rxd <= '1';
128
                     wait for period/2 ;
129
                     rxd <= '0';
130
                     wait for period/2;
131
                     exit when end sim = true;
132
                 end loop;
133
            end process;
134
135
136
137 end rx shifter tb;
138
```

- 3 -

c:/My\_Designs/lab09/lab09/src/wave.asdb untitled.awc Signal name Value 80 160 240 320 400 480 560 660 720 **л**rst\_bar 1 лг clk 1 t... **J** rxd 1 t... **J** dord 1 When spi\_rxen is 0, data out Data won't be shifted to data\_out until retains last value as no other spi\_rxen is asserted, thus why it is UU for 40ns data can be shifted in **J** spi\_rxen 40 ns Data\_out alternates between When dord = 1, rxd is shifted into the AA and 55 depending on the value least significant bit which is why data\_out □ **J** data\_out 00 that is shifted from rxd which is a 1 or starts to decrease to 00 UU 02 AA 0 Ju data ou... 0 **.** data ou... **...** data\_ou... **™** data ou... 0 ₁ data ou.. 0 First bit of data from rxd is a 1 and is shifted to the most signifcant ı data ou... 0 bit on the risinng edge of clock **™** end sim fal... **∄ ™ g** 00 00 55 05 01 00 01 55 Cursor 1 800 ns

```
1
2
   -- Title : send_pos_edge_det
-- Design : send_pos_edge_det
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
    -- Description : A positive edge detector is used to detect the
9
    -- positive edge of the send and to generate a narrow pulse that will
10 -- be used by the spi_tx_shifter to determine when it should start to send
11 -- a byte.
12 -- List of Circuit Features To Be Verified:
13 -- Inputs: rst bar, clk, send
14 -- Outputs: send en
15
16
17
18
19 library IEEE;
20 use IEEE.std logic 1164.all;
21
22 entity send_pos_edge_det is
23
       port(
24
        rst_bar : in std_logic; -- asynnchronous system reset
        clk : in std_logic; -- system clock
send : in std_logic; -- debounced send input
send_en : out std_logic -- send enable output pulse
25
26
27
28
         );
29 end send_pos_edge_det;
30
31
32 architecture moore fsm of send pos edge det is
33
         type state is (state a, state b, state c);
34
         signal present_state, next_state : state;
35
36
         begin
37
             state_reg: process (clk,rst_bar)
38
             begin
39
                 if rst bar = '0' then
40
                  -- If rst bar is enabled, then present state will switch
41
                  -- to state a
42
                      present state <= state a;</pre>
43
                 elsif rising edge(clk) then
44
                  -- If rst bar is not enabled, the present state will switch
45
                  -- to the next state on the rising edge of clock
46
                      present state <= next state;</pre>
47
                  end if;
48
             end process;
49
50
             outputs: process (present state)
51
             begin
52
                 case present state is
53
                      -- Output send_en will only be high when the present state
54
                      -- is in state c, otherwise it will output low
55
                      when state c => send en <= '1';
```

```
56
                      when others => send en <= '0';
57
                  end case;
58
             end process;
59
60
             nxt state: process (present state, send)
61
             begin
                  -- Moore FSM, state values are determined by
62
63
                  -- state diagram
64
                  case present_state is
65
                      when state a =>
66
                      if send = '0' then
67
                           next_state <= state_b;</pre>
68
69
                           next_state <= state_b;</pre>
70
                      end if;
71
72
                      when state_b =>
                      if send = \overline{1} then
73
74
                           next_state <= state_c;</pre>
75
                      else
76
                           next state <= state b;</pre>
77
                      end if;
78
79
                      when others =>
                      if send = '0' then
80
81
                           next_state <= state_b;</pre>
82
                      else
83
                           next state <= state a;</pre>
84
                      end if;
85
                 end case;
86
             end process;
87
         end moore fsm;
88
89
```

- 2 -

90

```
1
2
    -- Title : SPI_test_system_II
-- Design : SPI_Transmitter_and_Reciever
-- Author : kenechukwu.ejinkonye@stonybrook.edu
-- Company : Stony Brook University
7
     ______
8
9
10 -- File
     c:\My Designs\Lab 09\SPI Transmitter and Reciever\src\spi tx shifter tb.vhd
11 -- Generated : Sun May 3 10:51:17 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
    ______
16
17 -- Description : SPI Test System II Top Level
18 --
19 -----
20
21 --{{ Section below this comment is automatically maintained
22 -- and may be overwritten
23 --{entity {spi tx shifter tb} architecture {spi tx shifter tb}}
24
25 library ieee;
26 use ieee.numeric std.all;
27 use ieee.std_logic_1164.all;
28
    library work;
29 use work.all;
30
31 entity SPI_test_system_II is
32
           port(
         rst_bar : in std_logic; -- asynchronous system reset
clk : in std_logic; -- system clock
send : in std_logic; -- positive pulse to start transmission
cpol : in std_logic; -- clock polarity setting
cpha : in std_logic; -- clock phase setting
dord : in std_logic; -- transmission data order 0 => msb first
miso : in std_logic; -- master in slave out
spi_rxen : in std_logic; -- signal to enable shift
data in : in std_logic vector(7 downto 0): -- parallel input data
33
34
35
36
37
38
39
40
          data_in : in std_logic_vector(7 downto 0); -- parallel input data data_out : out std_logic_vector(7 downto 0); -- parallel output
41
42
     data
          mosi : out std_logic; -- master out slave in SPI serial data sck : out std_logic; -- SPI shift clock to slave ss_bar : out std_logic -- slave select signal );
43
44
45
46
           );
47
48
49
50
51 end SPI test system II;
```

```
52
53 architecture structural of SPI test system II is
54
55 signal temp_send_en : std_logic;
56 signal temp spi rxen : std_logic;
57
58
59
60
61
62 begin
63
64
65 -- Port Map for first two designs to structural design SPI_test_system
66 u0 : entity send_pos_edge_det port map(rst_bar => rst_bar, clk => clk,
67
        send => send, send_en => temp_send_en);
68
69 ul: entity spi_tx_shifter port map(rst_bar => rst_bar, clk => clk,
70
        cpol => cpol, cpha => cpha,send_en => temp_send_en, dord => dord,
71
        data in => data in,txd => mosi,sck => sck, ss bar => ss bar,
72
        spi rxen => temp spi rxen );
73
74
75 u2: entity spi rx shifter port map(rst bar => rst bar, clk => clk,
        rxd => miso, dord => dord, data out => data out, spi rxen =>
76
   temp_spi_rxen);
77
78
79
80
81 end structural;
```

- 2 -


```
1
2
    -- Title : SPI_test_system_II_tb
-- Design : SPI_test_system_II_tb
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
5
7
     ______
8
9
10
    -- File : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_tx_shifter_t
11
    -- Generated : Sun May 3 10:51:17 2020
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
     - -
15
     ______
16
17
    -- Description : Non-self checking testbench for spi tx shifter design
18
19
20
21
22
    library ieee;
23
    use ieee.std logic 1164.all;
24
    use ieee.numeric std.all;
25
    library work;
26
    use work.all;
27
28
29
     entity SPI_test_system_II_tb is
30
     end SPI test system II tb;
31
32
33
34
    architecture SPI_test_system_II_tb of SPI_test_system_II_tb is
35
      --stimulus signals
36
        signal rst_bar : std_logic;
37
        signal clk : std logic;
38
        signal send : std logic;
                                        -- positive pulse to start
    transmission
39
        signal send en: std_logic;
        signal miso : std_logic;
40
                                        -- master in slave out
        signal cpha: std_logic;
41
42
        signal cpol: std_logic;
43
        signal dord: std_logic;
44
        signal data in: std_logic_vector(7 downto 0);
45
       signal spi_rxen: std_logic;
46
        signal rxd : std_logic;
47
48
        --observed signals
    signal txd: std_logic;
signal sck: std_logic;
signal ss bar: std_log
49
50
51
        signal ss bar: std_logic;
```


```
52
         signal data out : std_logic_vector(7 downto 0); -- parallel output
     data
53
         signal mosi : std_logic; -- master out slave in SPI serial data
54
55
56
         constant period : time := 40ns;
57
         signal end sim : boolean := false;
        --constant data in : std logic vector(7 downto 0) := x;
58
59
         signal loopback : std logic;
60
61
62
    begin
63
         -- Unit Under Test port map
64
         UUT: entity SPI_test_system_II
65
         port map (
66
             rst_bar => rst_bar,
67
             clk => clk,
68
             --send_en => send_en,
69
             send => send,
70
             miso => miso,
71
             cpha => cpha,
72
             spi rxen => spi rxen, -- signal to enable shift
73
             cpol => cpol,
74
             dord => dord,
75
             data in => data in,
76
             mosi => mosi,
77
             sck => sck,
78
             ss bar => ss bar
79
             --spi rxen => spi_rxen,
80
             );
81
82
             loopback <= mosi;</pre>
83
             miso <= loopback;</pre>
84
85
             -- Duration of signal send is 200ns at a high value
86
             send_gen: process
87
             begin
88
                 send <= '1';
89
                 for i in 0 to 28 loop
                                            --28 rising edges
90
                     wait for 200ns;
                                            -- Send pulse duration of 200ns
91
                     send <= not send;</pre>
92
                 end loop;
                                             --end pulse
93
94
                 std.env.finish;
95
             end process;
96
97
98
99
          -- Process to generate value for input data in
100
          data gen:process
101
          begin
102
              for i in 1 to 2 loop
103
                 wait until clk='0';
104
             data in <= "11001010";
105
             end loop;
106
             wait;
107
          end process;
```

```
108
109
          -- Proocess to generate clock
110
          clock gen:process
111
          begin
112
              clk<='0';
113
              loop
114
                  wait for period/4;
115
                  clk<=not clk;</pre>
116
                  exit when end sim = true;
117
             end loop;
118
             wait;
119
          end process;
120
121
         -- Process to generate values for reset bar
122
         reset: process
123
         begin
124
             -- Reset bar intially 0 for 60ns
125
             rst_bar<='0';
             for i in 1 to 2 loop
126
127
                 wait until clk = '1';
128
             end loop;
129
             rst bar<='1';
             wait;
130
131
         end process;
132
133
         -- Proocess to generate value for rxd, data
             -- being shifted in
134
135
             rxd gen : process
136
             begin
137
                 rxd <= '1';
138
                 loop
139
                     wait for period/2;
140
                      rxd <= '1';
141
                     wait for period/2 ;
142
                      rxd <= '0';
143
                     wait for period/2;
144
                      exit when end_sim = true;
145
                 end loop;
146
             end process;
147
148
             dord gen: process
149
             begin
150
                 loop
151
                 dord <= '0';
152
                 wait for 400 ns;
                 dord <= '1';
153
154
                 exit when end sim = true;
155
                 end loop;
156
             end process;
157
158
159
160
161
162
         -- Process to generate values for dord, cpol, cpha. The push button
163
         -- is represented by design send_pos_edge and cpol and cpha are
164
         -- not changed in the middle of a transmission. Value of dord
```

```
165
         -- determines which bit position the data is shifted to.
         push button:process
166
167
         begin
             -- Initialized values
168
             send_en <= '0';
169
             cpol <= '0';
170
             cpha <= '0';
171
172
             dord <= '0';
173
174
             wait for 4*period;
175
             for i in 0 to 9 loop
                 -- Generates the different modes of operation
176
177
                 (dord, cpol, cpha) <= to_unsigned(i,3);</pre>
178
                 wait for 2*period;
                 send_en <= '1';
179
180
                 wait for 20*period;
                 send_en <= '0';
181
182
                 wait for 2*period;
183
184
             end loop;
             dord <= '1';</pre>
185
186
             end sim <= true;</pre>
187
             wait;
188
         end process;
189
190 end SPI_test_system_II_tb;
191
```

- 4 -





### Design Information

Command line:

```
ind line: map -a LatticeXP -p LFXP3C -t TQFP100 -s 4 -oc Commercial
lab09_impl1.ngd -o lab09_impl1_map.ncd -pr lab09_impl1.prf -mp
lab09_impl1.mrp -lpf
       Laboy_Imput.mip -ipf
C:/lscc/diamond/3.11_x64/bin/nt64/impl1/lab09_impl1_synplify.lpf -lpf
C:/lscc/diamond/3.11_x64/bin/nt64/lab09.lpf -gui -msgset
C:/lscc/diamond/3.11_x64/bin/nt64/promote.xml
Target Vendor: LATTICE
Target Device: LFXP3CTQFP100
Target Performance: 4
Mapper: mg5g00, version: Diamond (64-bit) 3.11.2.446
Mapped on: 05/11/20 16:21:22
Design Summary
     Number of registers:
                                        20 out of 3258 (1%)
                                           20 out of 3072 (1%)
0 out of 186 (0%)
17 out of 1536 (1%)
         PFU registers:
         PIO registers:
     Number of SLICEs:
                                             17 out of 1536 (1%)
0 out of 384 (0%)
0 out of 1536 (0%)
         SLICEs as Logic/ROM:
SLICEs as RAM:
          SLICEs as Carry:
                                            25 out of 3072 (1%)
     Number of LUT4s:
         Number used as logic LUTs:
         Number used as distributed RAM:
Number used as ripple logic:
                                                                  0
          Number used as shift registers:
     Number of PIO sites used: 25 out of 62 (40%) Number of PIO FIXEDDELAY: 0
     Number of DQSDLLs: 0 out of 2 (0%)
Number of PLLs: 0 out of 2 (0%)
Number of block RAMs: 0 out of 6 (0%)
     Number of GSRs: 1 out of 1 (100%)
     JTAG used : No Readback used : No
     Oscillator used : No
Startup used : No
     Notes:-
       1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
          2. Number of logic LUT4s does not include count of distributed RAM and
        ripple logic.
     Number of clocks:
        Net ul.present_state[4]: 4 loads, 0 rising, 4 falling (Driver:
        ul/present_state[4] )
Net clk_c: 8 loads, 8 rising, 0 falling (Driver: PIO clk )
       Net u1/N_52_lo: 2 loads, 2 rising, 0 falling (Driver: v10 Net u1/N_52_lo: 2 loads, 2 rising, 0 falling (Driver: u1/present_state_RNIRO9D[0])
     Number of Clock Enables: 0
     Number of local set/reset loads for net rst_bar_c merged into GSR: 15 Number of LSRs: 1
        Net u1/un3_rst_bar: 2 loads, 2 LSLICEs
     Number of nets driven by tri-state buffers: 0 Top 10 highest fanout non-clock nets:
        Net u1/bit addr[2]: 9 loads
        Net dord_c: 8 loads
        Net u1/bit_addr[1]: 7 loads
Net u1/bit_addr[0]: 6 loads
Net u1/present_state[2]: 6 loads
        Net temp_send_en: 4 loads
Net data_out_c[1]: 3 loads
Net data_out_c[2]: 3 loads
        Net data_out_c[3]: 3 loads
Net data_out_c[4]: 3 loads
     Number of warnings: 3
     Number of errors:
```

# Design Errors/Warnings

```
WARNING - map: Using local reset signal 'rst_bar_c' to infer global GSR net. WARNING - map: IO buffer missing for top level port cpha...logic will be
       discarded.
WARNING - map: IO buffer missing for top level port spi_rxen...logic will be
       discarded.
```

# IO (PIO) Attributes

	IO Name	Direction	Levelmode IO_TYPE	IO   Register	FIXEDDELAY   
	data_out[0]	OUTPUT	LVCMOS25		 
	rst_bar	INPUT	LVCMOS25	   	 
	ss_bar	OUTPUT	LVCMOS25	   	 
+ + + + + + + + + + + + + + + + + + + +	sck	OUTPUT	LVCMOS25		 
	mosi	OUTPUT	LVCMOS25		 
	data_out[7]	OUTPUT	LVCMOS25		 
	data_out[6]	OUTPUT	LVCMOS25		
ľ	L data out[5]	OUTDUT	TVCMOS25		

uata_out[3]	001101	IVCMO323
data_out[4]	OUTPUT	LVCMOS25
data_out[3]	OUTPUT	LVCMOS25
data_out[2]	OUTPUT	LVCMOS25
data_out[1]	OUTPUT	LVCMOS25
+	+	++
data_in[7]	INPUT	LVCMOS25
data_in[6]	INPUT	LVCMOS25
data_in[5]	INPUT	LVCMOS25
data_in[4]	INPUT	LVCMOS25
data_in[3]	INPUT	LVCMOS25
data_in[2]	INPUT	LVCMOS25
data_in[1]	INPUT	LVCMOS25
data_in[0]	INPUT	LVCMOS25
miso	INPUT	LVCMOS25
dord	INPUT	LVCMOS25
cpol	INPUT	LVCMOS25
send	INPUT	LVCMOS25
clk	INPUT	LVCMOS25
•		

### Removed logic

```
Block VCC undriven or does not drive anything - clipped. Block GND undriven or does not drive anything - clipped. Block u0/GND undriven or does not drive anything - clipped. Block u0/CCC undriven or does not drive anything - clipped. Block u1/GND undriven or does not drive anything - clipped. Block u1/VCC undriven or does not drive anything - clipped. Block u2/CCD undriven or does not drive anything - clipped. Block u2/VCC undriven or does not drive anything - clipped. Block u2/VCC undriven or does not drive anything - clipped. Signal rst_bar_c i was merged into signal rst_bar_c Signal v2/CN was merged into signal u1.present_state[4] Signal VCC undriven or does not drive anything - clipped. Block rst_bar_pad_RNIIJBB was optimized away. Block u2/g_1_.CN was optimized away.
```

## **GSR Usage**

# GSR Component:

The local reset signal 'rst\_bar\_c' of the design has been inferred as Global
Set Reset (GSR). The reset signal used for GSR control is 'rst\_bar\_c'.

### GSR Property:

The design components with GSR property set to ENABLED will respond to global set reset while the components with GSR property set to DISABLED will

not.

# Run Time and Memory Usage

Total CPU Time: 0 secs Total REAL Time: 0 secs Peak Memory Usage: 27 MB

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.

Copyright (c) 1995 AT&T Corp. All rights reserved.

Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.

Copyright (c) 2001 Agere Systems All rights reserved.

Copyright (c) 2002-2019 Lattice Semiconductor Corporation, All rights reserved.