```
1
2
   -- Title : task2_tb
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
   -- Description : Non-self checking testbench for spi_tx_shifter
10
11
12 library ieee;
13 use ieee.std_logic_1164.all;
14 use ieee.numeric_std.all;
15 library work;
16 use work.all;
17
18
19 entity task2 tb is
20
       -- Generic declarations of the tested unit
21
22
23
24
25 --}} End of automatically maintained section
26 end task2 tb;
27
28 architecture tb architecture of task2 tb is
29
30
31
           --stimulus signals
32
        signal rst_bar : std_logic;
33
        signal send : std logic := '1';
34
        signal clk : std logic := '0';
35
        signal cpha: std_logic :='0';
        signal cpol: std_logic := '0';
36
37
        signal data_in: std_logic_vector(7 downto 0);
38
39
        --observed signals
40
        signal send en: std logic;
41
        signal txd: std_logic;
42
        signal sck: std_logic;
43
        signal ss bar: std_logic;
44
45
46
        constant period : time := 20ns; --need a much longer period
47
                                          -- in actual hardware
48
49 begin
50
        -- Unit Under Test port map
51
        UUT: entity spi_tx_shifter
52
        port map (
53
           rst_bar => rst_bar,
54
            clk => clk,
55
            send en => send en,
```

File: C:/My_Designs/Lab 8/lab8/task1/src/task2_tb.vhd *

```
56
            cpha => cpha,
57
            cpol => cpol,
58
            data in => data in,
59
            txd => txd,
60
            sck => sck,
61
            ss bar => ss bar
62
            );
63
64
        -- Port mapping for send en from send pos edge det
65
        -- design to spi_tx_shifter design
66
        u0 : entity send_pos_edge_det
        port map(
67
68
        rst bar => rst bar, clk => clk,
69
        send_en => send_en,
70
        send=>send);
71
        rst_bar <= '0', '1' after period * 3; -- reset</pre>
72
73
        clock: process
                                              -- system clock
74
        begin
75
            -- clock starts at 0 for 0.5 clock periods
76
            for i in 0 to 28 loop
77
                wait for period;
78
                                             -- 28 rising edges
                clk <= not clk;</pre>
79
                wait for period;
80
            end loop;
                                              -- stop clock
81
            std.env.finish;
82
        end process;
83
84
85
86
87 end tb_architecture;
88
```

- 2 -