```
1
2
   -- Title : send_pos_edge_det
-- Design : send_pos_edge_det
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
    -- Description : A positive edge detector is used to detect the
9
    -- positive edge of the send and to generate a narrow pulse that will
10 -- be used by the spi_tx_shifter to determine when it should start to send
11 -- a byte.
12 -- List of Circuit Features To Be Verified:
13 -- Inputs: rst bar, clk, send
14 -- Outputs: send en
15
16
17
18
19 library IEEE;
20 use IEEE.std logic 1164.all;
21
22 entity send_pos_edge_det is
23
       port(
24
        rst_bar : in std_logic; -- asynnchronous system reset
        clk : in std_logic; -- system clock
send : in std_logic; -- debounced send input
send_en : out std_logic -- send enable output pulse
25
26
27
28
         );
29 end send_pos_edge_det;
30
31
32 architecture moore fsm of send pos edge det is
33
         type state is (state a, state b, state c);
34
         signal present_state, next_state : state;
35
36
         begin
37
             state_reg: process (clk,rst_bar)
38
             begin
39
                 if rst bar = '0' then
40
                  -- If rst bar is enabled, then present state will switch
41
                  -- to state a
42
                      present state <= state a;</pre>
43
                 elsif rising edge(clk) then
44
                  -- If rst bar is not enabled, the present state will switch
45
                  -- to the next state on the rising edge of clock
46
                      present state <= next state;</pre>
47
                  end if;
48
             end process;
49
50
             outputs: process (present state)
51
             begin
52
                 case present state is
53
                      -- Output send_en will only be high when the present state
54
                      -- is in state c, otherwise it will output low
55
                      when state c => send en <= '1';
```

```
56
                      when others => send en <= '0';
57
                  end case;
58
             end process;
59
60
             nxt state: process (present state, send)
61
             begin
                  -- Moore FSM, state values are determined by
62
63
                  -- state diagram
64
                  case present_state is
65
                      when state a =>
66
                      if send = '0' then
67
                           next_state <= state_b;</pre>
68
69
                           next_state <= state_b;</pre>
70
                      end if;
71
72
                      when state_b =>
                      if send = \overline{1} then
73
74
                           next_state <= state_c;</pre>
75
                      else
76
                           next state <= state b;</pre>
77
                      end if;
78
79
                      when others =>
                      if send = '0' then
80
81
                           next_state <= state_b;</pre>
82
                      else
83
                           next state <= state a;</pre>
84
                      end if;
85
                 end case;
86
             end process;
87
         end moore fsm;
88
89
```

- 2 -

90