

```

1  -----
2  --
3  -- Title       : SPI_test_system
4  -- Design      : task1_2
5  -- Author      : Ishabul Haque and Ken Ejinkonye
6  -- Company     : Stony Brook
7  --
8  -- Description : The top-level structure simply combines the two previous
9  -- entities
10 -- send_pos_edge_det and spi_tx_shifter.
11 -- List of Circuit Features to be verified:
12 -- Inputs: rst_bar, clk, send, cpol, cpha, data_in
13 -- Outputs: mosi, sck, ss_bar
14 -- Observant Stimulus: Present State, Next State
15 -----
16
17 library IEEE;
18 use IEEE.std_logic_1164.all;
19 library work;
20 use work.all;
21
22 entity SPI_test_system_I is
23     port(
24         rst_bar : in std_logic;      -- asynchnronous system reset
25         clk : in std_logic;          -- system clock
26         send : in std_logic;         -- debounced send input
27         cpol : in std_logic;         -- clock poolarity setting
28         cpha : in std_logic;         -- clock phase setting
29         data_in : in std_logic_vector(7 downto 0); -- parallel input data
30         mosi: out std_logic;         -- master out slave in SPI serial data
31         sck: out std_logic;          -- SPI shift clock to slave
32         ss_bar : out std_logic       -- SPI shift clock to slave
33     );
34 end SPI_test_system_I;
35
36 architecture structural of SPI_test_system_I is
37     signal temp_send_en : std_logic;
38
39 begin
40
41
42 -- Port Map for first two designs to structural design SPI_test_system
43 u0 : entity send_pos_edge_det port map(rst_bar => rst_bar, clk => clk,
44     send => send, send_en => temp_send_en);
45
46 u1: entity spi_tx_shifter port map(rst_bar => rst_bar, clk => clk,
47     cpol => cpol, cpha => cpha, data_in => data_in, sck => sck,
48     ss_bar => ss_bar, send_en => temp_send_en, txd => mosi);
49
50
51
52
53 end structural;

```