```
1
2
    -- Title : SPI_test_system_II
-- Design : SPI_Transmitter_and_Reciever
-- Author : kenechukwu.ejinkonye@stonybrook.edu
-- Company : Stony Brook University
7
     ______
8
9
10 -- File
     c:\My Designs\Lab 09\SPI Transmitter and Reciever\src\spi tx shifter tb.vhd
11 -- Generated : Sun May 3 10:51:17 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
    ______
16
17 -- Description : SPI Test System II Top Level
18 --
19 -----
20
21 --{{ Section below this comment is automatically maintained
22 -- and may be overwritten
23 --{entity {spi tx shifter tb} architecture {spi tx shifter tb}}
24
25 library ieee;
26 use ieee.numeric std.all;
27 use ieee.std_logic_1164.all;
28
    library work;
29 use work.all;
30
31 entity SPI_test_system_II is
32
           port(
         rst_bar : in std_logic; -- asynchronous system reset
clk : in std_logic; -- system clock
send : in std_logic; -- positive pulse to start transmission
cpol : in std_logic; -- clock polarity setting
cpha : in std_logic; -- clock phase setting
dord : in std_logic; -- transmission data order 0 => msb first
miso : in std_logic; -- master in slave out
spi_rxen : in std_logic; -- signal to enable shift
data in : in std_logic vector(7 downto 0): -- parallel input data
33
34
35
36
37
38
39
40
          data_in : in std_logic_vector(7 downto 0); -- parallel input data data_out : out std_logic_vector(7 downto 0); -- parallel output
41
42
     data
          mosi : out std_logic; -- master out slave in SPI serial data sck : out std_logic; -- SPI shift clock to slave ss_bar : out std_logic -- slave select signal );
43
44
45
46
           );
47
48
49
50
51 end SPI test system II;
```

```
52
53 architecture structural of SPI test system II is
54
55 signal temp_send_en : std_logic;
56 signal temp spi rxen : std_logic;
57
58
59
60
61
62 begin
63
64
65 -- Port Map for first two designs to structural design SPI_test_system
66 u0 : entity send_pos_edge_det port map(rst_bar => rst_bar, clk => clk,
67
        send => send, send_en => temp_send_en);
68
69 ul: entity spi_tx_shifter port map(rst_bar => rst_bar, clk => clk,
70
        cpol => cpol, cpha => cpha,send_en => temp_send_en, dord => dord,
71
        data in => data in,txd => mosi,sck => sck, ss bar => ss bar,
72
        spi rxen => temp spi rxen );
73
74
75 u2: entity spi rx shifter port map(rst bar => rst bar, clk => clk,
        rxd => miso, dord => dord, data out => data out, spi rxen =>
76
   temp_spi_rxen);
77
78
79
80
81 end structural;
```

- 2 -