## Lab 8: Simple SPI Transmitter

Ishabul Haque 111598085 Ken Ejinkonye 112011486

Section 2 04/10/20

```
1
    ______
2
   -- Title : send_pos_edge_det
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
    -- Description : A positive edge detector is used to detect the
9
    -- positive edge of the send and to generate a narrow pulse that will
10 -- be used by the spi_tx_shifter to determine when it should start to send
11 -- a byte.
12 -- List of Circuit Features To Be Verified:
13 -- Inputs: rst bar, clk, send
14 -- Outputs: send en
15
16
17
18
19 library IEEE;
20 use IEEE.std logic 1164.all;
21
22 entity send_pos_edge_det is
23
        port(
24
        rst_bar : in std_logic; -- asynnchronous system reset
        clk : in std_logic; -- system clock
send : in std_logic; -- debounced send input
send_en : out std_logic -- send enable output pulse
25
26
27
28
        );
29 end send_pos_edge_det;
30
31
32 architecture moore fsm of send pos edge det is
33
        type state is (state a, state b, state c);
34
        signal present_state, next_state : state;
35
36
        begin
37
             state_reg: process (clk,rst_bar)
38
             begin
39
                if rst bar = '0' then
40
                 -- If rst bar is enabled, then present state will switch
41
                 -- to state a
42
                     present state <= state a;</pre>
43
                elsif rising edge(clk) then
44
                 -- If rst bar is not enabled, the present state will switch
45
                 -- to the next state on the rising edge of clock
46
                     present state <= next state;</pre>
47
                 end if;
48
            end process;
49
50
            outputs: process (present state)
51
            begin
52
                case present state is
53
                     -- Output send en will only be high when the present state
54
                     -- is in state c, otherwise it will output low
55
                     when state c => send en <= '1';
```

```
56
                      when others => send en <= '0';
57
                  end case;
58
             end process;
59
60
             nxt state: process (present state, send)
61
             begin
                  -- Moore FSM, state values are determined by
62
63
                  -- state diagram
64
                  case present_state is
65
                      when state a =>
66
                      if send = '0' then
67
                           next_state <= state_b;</pre>
68
69
                           next_state <= state_b;</pre>
70
                      end if;
71
72
                      when state_b =>
                      if send = \overline{1} then
73
74
                           next_state <= state_c;</pre>
75
76
                           next state <= state b;</pre>
77
                      end if;
78
79
                      when others =>
                      if send = '0' then
80
81
                           next state <= state b;</pre>
82
83
                           next state <= state a;</pre>
84
                      end if;
85
                 end case;
86
             end process;
87
         end moore fsm;
88
89
```

90

```
1
    ______
2
   -- Title : send_pos_edge_det_tb
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
   -- Description : Non self checking testbench for send pos edge det design.
9
11
12
13 library ieee;
14 use ieee.std_logic_1164.all;
15 use ieee.numeric std.all;
16 library work;
17 use work.all;
18
19
20
21 entity send pos edge det TB is
22
23
24 end send pos edge det TB;
25
26 architecture tb architecture of send pos edge det TB is
27
28
29
           --stimulus signals
30
       signal rst_bar : std_logic;
31
       signal send : std_logic;
32
       signal clk : std_logic;
33
            --observed signals
34
       signal send en : std logic;
35
36
       constant period : time := 20ns; --need a much longer period
37
                                        -- in actual hardware
38
39 begin
40
       -- Unit Under Test port map
41
       UUT: entity send pos edge det
42
       port map (
43
           clk => clk,
44
           rst bar => rst bar,
45
           send => send,
46
           send en => send en
47
            );
48
       rst bar <= '0', '1' after period; -- reset
49
50
51
       clock: process
                                            -- system clock
52
       begin
53
           -- clock starts at 0 for 0.5 clock periods
54
           for i in 0 to 28 loop
55
               wait for period;
```

File: C:/My\_Designs/Lab 8/lab8/task1/src/send\_pos\_edge\_det\_TB.vhd

```
56
                clk <= not clk;</pre>
                                             -- 28 rising edges
57
                wait for period;
58
            end loop;
                                             -- stop clock
59
            std.env.finish;
60
        end process;
61
        -- Duration of signal send is 200ns at a high value
62
63
        snd: process
64
        begin
                                       --28 rising edges
65
            for i in 0 to 28 loop
66
                wait for 200ns;
                                        -- Send pulse duration of 200ns
                send <= not send;</pre>
67
68
            end loop;
                                        --end pulse
69
            std.env.finish;
70
71
            end process;
72
73 end tb_architecture;
74
```

- 2 -

C:/My\_Designs/Lab8/lab8/task1/src/task1.asdb C:/My\_Designs/Lab8/lab8/task1/src/task1.awc 40 80 120 160 200 240 280 Signal name Value 20 ns **л** rst\_bar 1 200 ns 1 **™** send send\_en is a value of 0 as even though it's on the rising edge of clock, reset\_bar is still triggered. 1 лг clk 40 ns Send\_en is a value of 1 as send has a value of 1 on the rising edge of clock send\_en 0 Cursor 1 191 944 ps

```
1
2
    -- Title : spi_tx_shifter
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
5
7
8
     -- Description : The transmitter shifter spi tx shifter converts the
     parallel
     -- data byte data_in to serial and transmits its data bits along with a
10
    -- synchronous clock sck. An SPI slave uses sck to determine when to
11
     -- each serial data bit. We will be transmitting the data's most
     significant
12
     -- bit.
13
14
15
16
     -- List of Circuit Features To Be Verified:
17
     -- Inputs: rst bar, clk, send en, cpha,cpool,data in
18
     -- Inputs cpol and cpha determine the clock polarity and clock phase of
     the
19
     -- transmitted dat.cpol determines whether the clock idles at 0 or 1. cpha
20
     -- determines whether the data must be sampled on the leading or trailing
21
     -- edge of the shift clock. The values of cpol and cpha are set to be
22
     -- compatible with the SPI slave that receives the data.
23
24
     -- Outputs: txd,sck, ss bar
25
     -- Output sck is used as the sample clock by the slave.
26
27
28
29
     library ieee;
30
     use ieee.numeric_std.all;
31
     use ieee.std_logic_1164.all;
32
     library work;
33
     use work.all;
34
35
     entity spi tx shifter is
36
         port(
        37
38
39
                                           -- enable data transmission
        cpha : in std_logic; -- clock phase cpol : in std_logic; -- clock polarity
40
41
42
         data_in : in std_logic_vector(7 downto 0); -- data to send
         txd: out std_logic; -- serial output data
sck: out std_logic; -- synchronous shift clock
ss_bar: out std_logic -- slave select
43
44
45
46
         );
47
48
     end spi_tx_shifter;
49
50
     architecture fsm of spi tx shifter is
```

```
51
52
53
     type state is (idle, ph1, ph2);
54
     signal present state, next state: state;
55
     signal bit addr : unsigned(2 downto 0);
56
57
     begin
58
59
60
         state reg: process(clk, rst bar)
61
         begin
62
              -- Present State will be idle when
63
              -- reset bar is triggered
64
             if rst bar = '0' then
                  present_state <= idle;</pre>
65
              -- Present state will change to the
66
67
              -- next state only on the rising
68
             -- edge of clock
69
             elsif rising_edge(clk) then
70
                  present state <= next state;</pre>
71
             end if:
72
         end process;
73
74
         -- Only when send en is high is when next state goes
75
         -- to phase 1, otherwise it goes to phase 2 from idle
         -- When bit adder is 000, it goes back to idle.
76
77
         nxt state: process (present state, send en, bit addr)
78
         begin
79
              case present state is
80
                  when idle =>
81
82
                  if send en = '1' then
83
                      next_state <= ph1;</pre>
84
                  else
85
                      next state <= ph2;</pre>
86
                  end if;
87
88
                  when ph1 =>
89
                  next_state <= ph2;</pre>
90
91
                  when ph2 =>
92
                  if bit addr = "000" then
93
                      next state <= idle;</pre>
94
95
                      next state <= ph1;</pre>
96
                  end if;
97
             end case;
98
         end process;
99
100
         -- Values to be assigned to the output signals
101
         -- based on the current state and value of
102
         -- bit adder
103
         output: process (present state, data in, bit addr)
104
         begin
105
             case present state is
106
107
                  when idle=>
```

```
108
                  sck <= cpol;</pre>
                  ss bar <= '1';
109
110
                  txd <= data in(to integer(bit addr));</pre>
111
                 when ph1=>
112
                  sck<=cpol;
113
                  ss bar<='0';
                  txd<= data in(to integer(bit addr));</pre>
114
115
                 when ph2=>
                  sck <= not cpol;</pre>
116
117
                  ss bar <= '0';
118
                  txd <= data_in(to_integer(bit_addr));</pre>
119
             end case;
         end process;
120
121
122
         -- Bit counter is used to implement shifting by using count to
123
         -- select which bit from the parallel input data is output
124
         bit_counter: process (rst_bar, clk, present_state)
125
         begin
126
             if rst_bar = '0' or present_state = idle then
                  bit addr <= "111";
127
128
             elsif rising edge(clk) then
129
                  if present state = ph2 then
                      if bit addr /= "000" then
130
131
                          bit addr <= bit addr - 1;</pre>
132
                      end if;
133
                  end if;
134
             end if;
135
         end process;
136
137
138 end fsm;
139
140
141
```

```
1
2
   -- Title : task2_tb
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
   -- Description : Non-self checking testbench for spi_tx_shifter
10
11
12 library ieee;
13 use ieee.std_logic_1164.all;
14 use ieee.numeric_std.all;
15 library work;
16 use work.all;
17
18
19 entity task2 tb is
20
       -- Generic declarations of the tested unit
21
22
23
24
25 --}} End of automatically maintained section
26 end task2 tb;
27
28 architecture tb architecture of task2 tb is
29
30
31
           --stimulus signals
32
        signal rst_bar : std_logic;
33
        signal send : std logic := '1';
34
        signal clk : std logic := '0';
35
        signal cpha: std_logic :='0';
        signal cpol: std_logic := '0';
36
37
        signal data_in: std_logic_vector(7 downto 0);
38
39
        --observed signals
40
        signal send en: std logic;
41
        signal txd: std_logic;
42
        signal sck: std_logic;
43
        signal ss bar: std_logic;
44
45
46
        constant period : time := 20ns; --need a much longer period
47
                                          -- in actual hardware
48
49 begin
50
        -- Unit Under Test port map
51
        UUT: entity spi_tx_shifter
52
        port map (
53
           rst_bar => rst_bar,
54
            clk => clk,
55
            send en => send en,
```

File: C:/My\_Designs/Lab 8/lab8/task1/src/task2\_tb.vhd \*

```
56
            cpha => cpha,
57
            cpol => cpol,
58
            data in => data in,
59
            txd => txd,
60
            sck => sck,
61
            ss bar => ss bar
62
            );
63
64
        -- Port mapping for send en from send pos edge det
65
        -- design to spi_tx_shifter design
66
        u0 : entity send_pos_edge_det
        port map(
67
68
        rst bar => rst bar, clk => clk,
69
        send_en => send_en,
70
        send=>send);
71
        rst_bar <= '0', '1' after period * 3; -- reset</pre>
72
73
        clock: process
                                              -- system clock
74
        begin
75
            -- clock starts at 0 for 0.5 clock periods
76
            for i in 0 to 28 loop
77
                wait for period;
78
                                             -- 28 rising edges
                clk <= not clk;</pre>
79
                wait for period;
80
            end loop;
                                              -- stop clock
81
            std.env.finish;
82
        end process;
83
84
85
86
87 end tb_architecture;
88
```

- 2 -

```
1
2
   -- Title : SPI_test_system
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
   -- Description : The top-level structure simply combines the two previous
   entities
    -- send pos edge det and spi tx shifter.
10 -- List of Circuit Features to be verified:
11 -- Inputs: rst bar, clk, send, cpol, cpha, data in
12 -- Outputs: mosi, sck, ss bar
13 -- Observant Stimulus: Presennt State, Next State
14 -----
15
16 library IEEE;
17 use IEEE.std logic 1164.all;
18 library work;
19 use work.all;
20
21 entity SPI test system I is
22
        port(
       23
24
25
26
27
       data in : in std_logic_vector(7 downto 0); -- parallel input data
28
       mosi: out std_logic; -- master out slave in SPI serial data sck: out std_logic; -- SPI shift clock to slave ss_bar: out std_logic -- SPI shift clock to slave
29
30
31
32
33 end SPI_test_system_I;
34
35 architecture structural of SPI_test_system_I is
36
37 signal temp send en : std logic;
38
39 begin
40
41
42 -- Port Map for first two designs to structural design SPI test system
43
   u0 : entity send pos edge det port map(rst bar => rst bar, clk => clk,
44
        send => send, send en => temp send en);
45
46 ul: entity spi_tx_shifter port map(rst_bar => rst_bar, clk => clk,
47
        cpol => cpol, cpha => cpha, data in => data in, sck => sck,
48
        ss bar => ss bar, send en => temp send en, txd => mosi);
49
50
51
52
53 end structural;
```

```
1
2
   -- Title : task3_tb
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
4
5
7
8
    -- Description : Non self checking test bench for SPI_test_system
9
10
11
12 library ieee;
13 use ieee.std_logic_1164.all;
14 use ieee.numeric_std.all;
15 library work;
16 use work.all;
17
18
19
20 entity task3 tb is
21
      -- Generic declarations of the tested unit
22
23
24
25
26 --}} End of automatically maintained section
27 end task3 tb;
28
29 architecture tb_architecture of task3_tb is
30
31
32
           --stimulus signals
33
        signal rst bar : std logic;
34
        signal send : std_logic := '1';
35
        signal cpha : std_logic;
36
        signal cpol: std_logic;
        signal clk : std_logic := '0';
37
38
39
        signal data in: std logic vector(7 downto 0);
40
41
        --observed signals
42
        signal send en: std logic;
43
        signal txd: std_logic;
44
        signal sck: std_logic;
45
        signal ss bar: std_logic;
46
        signal present state:std_logic;
47
        signal next state:std_logic;
48
        signal mosi : std_logic;
49
50
        constant period : time := 20ns; --need a much longer period
51
                                          -- in actual hardware
52
53 begin
        -- Unit Under Test port map
54
55
```

```
56
        u0 : entity send pos edge det port map(rst bar => rst bar, clk => clk,
57
        send => send, send en => send en);
58
59
        ul: entity spi tx shifter port map(rst bar => rst bar, clk => clk,
60
        cpol => cpol, cpha => cpha, data in => data in, sck => sck,
61
        ss bar => ss bar, send en => send en, txd => mosi);
62
63
        rst bar <= '0', '1' after period * 3; -- reset
64
                                     -- system clock
65
        clock: process
66
        begin
67
                        -- clock starts at 0 for 0.5 clock periods
68
            for i in 0 to 28 loop
69
                wait for period;
70
                clk <= not clk;</pre>
                                    -- 15 rising edges
71
                wait for period;
72
            end loop;
                                         -- stop clock
73
            std.env.finish;
74
        end process;
75
76
        snd: process
77
        begin
78
            for i in 0 to 28 loop
                                      --28 rising edges
79
                                       -- Send pulse duration of 200ns
                wait for 200ns;
80
                send <= not send;</pre>
81
            end loop;
                                        --end pulse
82
83
            std.env.finish;
84
            end process;
85
86
87
88 end tb_architecture;
89
```

C:/My\_Designs/Lab\_08/lab\_08/src/task3.asdb C:/My\_Designs/Lab\_08/lab\_08/src/task3.awc Signal name 200 **л**rst\_bar 0 set by amending period лг clk 0 л cpol 0 **Љ** cpha AA ⊕ **л** data\_in AA 1 **J** send **™** mosi sent to 0 due to send\_en being 0 Лsck 0 ends at 001 so it doesnt go back □ presen... idle ph2 ph1 ph2 idle ph2 ph2 ph2 ph1 ph2 ph1 ph1 ± **J** bit\_addr 7 **...** ss\_bar ı next\_st... ph2 ph2 ph1 ph2 ph1 ph2 ph1 ph2 ph1 ph2 ph1 ph2 ph1 ısend\_er 0 Cursor 1 0 fs

- 1. How long is the send\_en pulse generated by send\_pos\_edge\_det? State this time duration as both number of clock pulses and as ns.
  - a. The send\_en pulse generated by the designs task is 80ns long and is the duration of two clock pulses
- 2. What is the frequency relationship between the SPI clock sck and the system clock clk?
  - a. The frequency of SPI clock sck is half of system clock clk.
- 3. From the log file determine the default state assignment encoding used by the synthesizer for your FSMs.