Lab 9: SPI Transmitter and Receiver

Ishabul Haque 111598085 Ken Ejinkonye 112011486

Section 2 05/04/20

File: C:/My_Designs/lab09/lab09/src/spi_tx_shifter.vhd (/spi_tx_shifter_tb/UUT)

157

- 1 -

```
1
2
    -- Title : spi_tx_shifter_tb
-- Design : spi_tx_shifter_tb
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
5
7
     ______
8
9
10
   -- File : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_tx_shifter_t
11
    -- Generated : Sun May 3 10:51:17 2020
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
     - -
15
     ______
16
17
    -- Description : Non-self checking testbench for spi tx shifter design
18
19
20
21
22
    library ieee;
23
    use ieee.std logic 1164.all;
24
    use ieee.numeric std.all;
25
    library work;
26
    use work.all;
27
28
29
    entity spi_tx_shifter_tb is
30
     end spi tx shifter tb;
31
32
33
34
    architecture tx_shifter_tb of spi_tx_shifter_tb is
35
     --stimulus sīgnals
36
        signal rst_bar : std_logic;
37
        signal clk : std logic;
       signal send en: std logic;
38
39
      signal cpha: std_logic;
      signal cpol: std_logic;
signal dord: std_logic;
signal data_in: std_logic_vector(7 downto 0);
40
41
42
43
        signal spi rxen: std_logic;
44
45
        --observed signals
46
        signal txd: std logic;
47
        signal sck: std_logic;
48
        signal ss bar: std_logic;
49
50
51
        constant period : time := 40ns;
52
         signal end sim : boolean := false;
```

```
53
54
     begin
55
         -- Unit Under Test port map
56
         UUT: entity spi tx shifter
57
         port map (
58
             rst bar => rst bar,
59
             clk => clk,
60
             send en => send en,
61
             cpha => cpha,
62
             cpol => cpol,
63
             dord => dord,
64
             data in => data in,
65
             txd => txd,
66
             sck => sck,
67
             ss_bar => ss_bar,
68
             spi_rxen => spi_rxen
69
             );
70
71
          -- Process to generate value for input data_in
72
          data gen:process
73
          begin
74
              for i in 1 to 2 loop
75
                  wait until clk='0';
76
             data in<="11001010";
77
             end loop;
78
             wait;
79
          end process;
80
81
          -- Process to generate clock
82
83
          clock gen:process
84
          begin
85
              clk<='0';
86
              loop
87
                   wait for period/2;
88
                   clk<=not clk;</pre>
89
                   exit when end_sim = true;
90
             end loop;
91
             wait;
92
          end process;
93
94
         -- Process to generate values for reset bar
95
         reset: process
96
         begin
97
             -- Reset bar intially 0 for 60ns
98
             rst bar <='0';
             for i in 1 to 2 loop
99
100
                 wait until clk = '1';
101
             end loop;
102
             rst bar<='1';
103
             wait;
104
         end process;
105
         -- Process to generate values for dord, cpol, cpha. The push button
106
107
         -- is represented by design send_pos_edge and cpol and cpha are
108
         -- not changed in the middle of a transmission. Value of dord
109
         -- determines which bit position the data is shifted to.
```

```
110
         push button:process
111
         begin
             -- Initialized values
112
             send_en <= '0';
113
             cpol <= '0';
114
             cpha <= '0';
115
             dord <= '0';
116
117
118
             wait for 4*period;
             for i in 0 to 7 loop
119
120
                 -- Generates the different modes of operation
                 (dord, cpol, cpha) <= to_unsigned(i,3);</pre>
121
122
                 wait for 2*period;
123
                 send en \leftarrow '1';
124
                 wait for 20*period;
                 send_en <= '0';
125
                 wait for 2*period;
126
127
128
             end loop;
129
             end sim <= true;
130
             wait;
131
         end process;
132
133
134 end tx shifter tb;
135
```

- 3 -

c:/My_Designs/lab09/lab09/src/wave.asdb untitled.awc 200 400 600 800 1000 1200 1400 Signal name Value **л**rst_bar 1 лг clk 1 t... √send en 1 **™** cpha 1 **™** cpol 0 **™** dord 0 CA CA ⊕ **J** data in 260 ns **J** spi_rxen 1 0 _rtxd Each sequential value of sck corresponds to a different state. These лсsck 0 values are identified in the design description ss_bar is only 1 when idle **™**ss_bar 0 ∎ end_sim fal... Next state after idle is ph1 Next state after ph2 is ph3 when $send_en = 1$ only when bit adder is 0 □ present sta... ph1 idle Next state after ph3 is Next state after state 1 is always stage 2 ph4 and then afterward is idle ph2 next_state idle bit adder is decremented by 1 only on the rising edge of clock during ph2 ⊕ **J** bit_addr 0 Cursor 1 1 600 ns c:/My_Designs/lab09/lab09/src/wave.asdb untitled.awc 800 1600 2400 3200 4000 4800 5600 6400 7200 ns Signal name Value rst bar 1 0 лг clk √u send en 1 Mode 100 Mode 110 Mode 101 Previous mode was 000 Mode 111 **™** cpha 1 Mode 010 Mode 011 **™** cpol 0 Mode 001 **J** dord 0 CA **∄ J** data in CA 1 .ru txd 0 Each sequential value of sck corresponds to a different state. These 0 лгsck values are identified in the design description ss_bar is only 1 when idle **™**ss_bar 0 ₁ end sim false Next state after idle is ph1 | fter ph2 is ph3 when send en = 1bit adder is 0 ph1 **л** present state idle Next state af Next state after ph3 is is always sta ph4 and then afterward is idle next state ph2 idle bit adder is decremented by 1 only on the rising edge of clock during ph2 0 ⊕ **J** bit addr Cursor 1 1 615 979 ps

```
1
2
   -- Title : spi_rx_shifter
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
3
   -- Company
               : Stony Brook
7
8
   -- Description : The receiver shifter spi rx shifter converts the serial
   -- at its rxd input to parallel and and provides this parallel result as
   output
10 -- data out. This data may arrive most significant bit first or least
   significant
11 -- bit first, as determined by the dord input. The final parallel value at
   data out
12
   -- must always have its most significant bit in the leftmost position.
13
   -- List of Circuit Features To Be Verified:
14
15 -- Inputs: rxd, rst bar, clk,spi rxen,dord
16
17
  -- Outputs: data out
18
19
   ______
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24
25
26 entity spi_rx_shifter is
27
       port(
      28
29
30
       31
32
33
       data_out : out std_logic_vector(7 downto 0) -- received data
34
       );
35 end spi_rx_shifter;
36
37
38 --}} End of automatically maintained section
39
40
   architecture rx shifter of spi rx shifter is
41
   -- Signal g is a temporary vector to manipulate value going to data out
   signal g : std_logic_vector(7 downto 0):= "000000000";
42
43
44
45
46
47 begin
48
49
       dord change: process(dord, rxd, spi rxen,g)
50
       begin
51
          -- Data can only be shifted when spi rxen is asserted
```

```
52
             if spi rxen = '1' then
                 -- If dord = 0, data is shifted to most significant bit
53
54
                 if (dord='0') then
55
                     -- Data is only shifted at the rising edge of clock
56
                     if rising edge(clk) then
57
                         -- Data being shifted in is the value of rxd
58
                         -- Initial bit position will always equal rxd
59
                         data out(0) <= rxd;
60
                         g(0) \ll rxd;
61
                         -- For loop to implement shifting method using g
62
                         -- as a test vector to manipulate data
63
                         for i in 7 downto 0 loop
64
                              if i>0 then
65
                                  g(i) \le g(i-1);
66
                                  data_out<=g;</pre>
67
                              end if;
68
69
70
                         end loop;
71
                     end if;
72
                 -- If dord = 1, data is shifted to least significant bit
73
                 elsif (dord='1') then
74
                     if rising edge(clk) then
75
76
                         data out(7)<=rxd;</pre>
                         g(0) \ll rxd;
77
78
                         data out <= g;
79
80
                         for i in 7 downto 0 loop
81
82
                              if i>0 then
83
                                  g(i-1) <= g(i);
84
                                  data out<=g;</pre>
85
                              end if;
86
87
                         end loop;
88
                     end if;
89
90
91
                 end if;
92
            end if;
93
94
        end process;
95
96 end rx shifter;
97
98
```

```
1
2
    -- Title : spi_rx_shifter_tb
-- Design : spi_rx_shifter_tb
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook University
3
5
7
     ______
8
9
10
    -- File : c:\My_Designs\Lab_09\SPI_Transmitter_and_Reciever\src\spi_rx_shifter_t
11
    -- Generated : Tue May 5 10:55:14 2020
    -- From : interface description file
-- By : Itf2Vhdl ver. 1.22
12
13
14
    - -
15
     ______
16
17
    -- Description : Non self checking test bench for spi rx shifter design
18
19
20
21
22
    library ieee;
23
    use ieee.std logic 1164.all;
24
    use ieee.numeric std.all;
25
26
27
28
    entity spi_rx_shifter_tb is
29
    end spi_rx_shifter_tb;
30
31
32
33
    architecture rx_shifter_tb of spi_rx_shifter_tb is
34
35
        --stimulus signals
36
        signal rst_bar : std_logic;
37
        signal clk : std logic;
38
        signal rxd : std logic;
39
       signal dord: std_logic;
40
      signal spi rxen: std_logic;
41
42
       --observed signals
43
        signal data out: std_logic_vector(7 downto 0);
44
45
        -- Constants
46
        constant period : time := 20ns;
47
        signal end_sim : boolean := false;
48
    begin
49
        -- Unit Under Test port map
50
        UUT: entity spi_rx_shifter
51
        port map (
52
            rst bar => rst bar,
```

```
53
             clk => clk,
54
             rxd => rxd,
55
             dord => dord,
56
             data out => data out,
57
             spi rxen => spi rxen
58
             );
59
60
             -- Process to generate value for clock
61
             clock gen:process
62
63
             begin
64
65
                 clk<='0';
66
                 loop
67
                     wait for period/2;
68
                      clk<=not clk;</pre>
                      exit when end_sim = true;
69
70
                 end loop;
                 wait;
71
72
             end process;
73
74
             -- Process to generate value for reset bar
75
             reset: process
76
             begin
77
78
                 rst bar<='0';
                 for i in 1 to 2 loop
79
80
                     wait until clk = '1';
81
82
                 end loop;
83
                 rst bar<='1';
84
                 wait;
85
86
             end process;
87
88
             -- Process to generate dord, dord simply changes
89
             -- from 0 to 1 for verification purposes of the design
90
             dord_gen: process
91
             begin
92
                 loop
93
                 dord <= '0';
94
                 wait for 400 ns;
95
                 dord <= '1';
96
                 exit when end_sim = true;
97
                 end loop;
98
             end process;
99
100
             -- Process to generate value for spi rxen
101
             -- A value of 0 is asserted to verify data
             -- is only shifted when spi_rxen is asserted
102
             spi_rxen_gen: process
103
104
105
             begin
106
107
                 spi rxen <= '0';
108
109
                 loop
```

File: C:/My_Designs/lab09/lab09/src/spi_rx_shifter_tb.vhd

```
110
                     wait for 2*period;
111
                     spi rxen <= '1';
                     wait for 20*period;
112
                     spi_rxen <= '0';</pre>
113
114
                     wait for 2*period;
115
                     exit when end sim = true;
116
                 end loop;
117
118
             end process;
119
120
             -- Proocess to generate value for rxd, data
121
             -- being shifted in
122
             rxd_gen : process
123
             begin
                 rxd <= '1';
124
125
                 loop
126
                     wait for period/2;
127
                     rxd <= '1';
128
                     wait for period/2 ;
129
                     rxd <= '0';
130
                     wait for period/2;
131
                     exit when end sim = true;
132
                 end loop;
133
            end process;
134
135
136
137 end rx shifter tb;
138
```

- 3 -

c:/My_Designs/lab09/lab09/src/wave.asdb untitled.awc Signal name Value 80 160 240 320 400 480 560 660 720 **л**rst_bar 1 лг clk 1 t... **J** rxd 1 t... **J** dord 1 When spi_rxen is 0, data out Data won't be shifted to data_out until retains last value as no other spi_rxen is asserted, thus why it is UU for 40ns data can be shifted in **J** spi_rxen 40 ns Data_out alternates between When dord = 1, rxd is shifted into the AA and 55 depending on the value least significant bit which is why data_out □ **J** data_out 00 that is shifted from rxd which is a 1 or starts to decrease to 00 UU 02 AA 0 Ju data ou... 0 **.** data ou... **...** data_ou... **™** data ou... 0 ₁ data ou.. 0 First bit of data from rxd is a 1 and is shifted to the most signifcant ı data ou... 0 bit on the risinng edge of clock **™** end sim fal... **∄ ™ g** 00 00 55 05 01 00 01 55 Cursor 1 800 ns

```
1
2
   -- Title : send_pos_edge_det
-- Design : send_pos_edge_det
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
7
8
    -- Description : A positive edge detector is used to detect the
9
    -- positive edge of the send and to generate a narrow pulse that will
10 -- be used by the spi_tx_shifter to determine when it should start to send
11 -- a byte.
12 -- List of Circuit Features To Be Verified:
13 -- Inputs: rst bar, clk, send
14 -- Outputs: send en
15
16
17
18
19 library IEEE;
20 use IEEE.std logic 1164.all;
21
22 entity send_pos_edge_det is
23
       port(
24
        rst_bar : in std_logic; -- asynnchronous system reset
        clk : in std_logic; -- system clock
send : in std_logic; -- debounced send input
send_en : out std_logic -- send enable output pulse
25
26
27
28
         );
29 end send_pos_edge_det;
30
31
32 architecture moore fsm of send pos edge det is
33
         type state is (state a, state b, state c);
34
         signal present_state, next_state : state;
35
36
         begin
37
             state_reg: process (clk,rst_bar)
38
             begin
39
                 if rst bar = '0' then
40
                  -- If rst bar is enabled, then present state will switch
41
                  -- to state a
42
                      present state <= state a;</pre>
43
                 elsif rising edge(clk) then
44
                  -- If rst bar is not enabled, the present state will switch
45
                  -- to the next state on the rising edge of clock
46
                      present state <= next state;</pre>
47
                  end if;
48
             end process;
49
50
             outputs: process (present state)
51
             begin
52
                 case present state is
53
                      -- Output send_en will only be high when the present state
54
                      -- is in state c, otherwise it will output low
55
                      when state c => send en <= '1';
```

```
56
                      when others => send en <= '0';
57
                  end case;
58
             end process;
59
60
             nxt state: process (present state, send)
61
             begin
                  -- Moore FSM, state values are determined by
62
63
                  -- state diagram
64
                  case present_state is
65
                      when state a =>
66
                      if send = '0' then
67
                           next_state <= state_b;</pre>
68
69
                           next_state <= state_b;</pre>
70
                      end if;
71
72
                      when state_b =>
                      if send = \overline{1} then
73
74
                           next_state <= state_c;</pre>
75
                      else
76
                           next state <= state b;</pre>
77
                      end if;
78
79
                      when others =>
                      if send = '0' then
80
81
                           next_state <= state_b;</pre>
82
                      else
83
                           next state <= state a;</pre>
84
                      end if;
85
                 end case;
86
             end process;
87
         end moore fsm;
88
89
```

- 2 -

90