```
1
2
   -- Title : d_flip_flop
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
3
4
5
    -- Company
                  : Stony Brook
7
8
    -- Description : Design for D Flip Flop with input D and Clock and output
    Qff. If the data for
    -- D changes state while the clock pulse is high, then output Qff follows
    input D.
10
   -- The value of qff only changes on the rising edge of clock
12
13 library IEEE;
14 use IEEE.std_logic_1164.all;
15
16 entity d flip flop is
17
         port(
             d : in STD_LOGIC;
18
             clk : in STD LOGIC;
19
20
             qff : out STD LOGIC
21
             );
22 end d_flip_flop;
23
24
   --}} End of automatically maintained section
25
26
   architecture behavioral of d flip flop is
27 begin
28
        process(clk)
29
        begin
30
            if clk'event and clk = '1' then
31
                 qff \ll d;
32
            end if:
33
        end process;
34
35 end behavioral;
36
```