c:/My_Designs/lab09/lab09/src/wave.asdb untitled.awc 200 400 600 800 1000 1200 1400 Signal name Value **л**rst_bar 1 лг clk 1 t... √send en 1 **™** cpha 1 **™** cpol 0 **™** dord 0 CA CA ⊕ **J** data in 260 ns **J** spi_rxen 1 0 _rtxd Each sequential value of sck corresponds to a different state. These лсsck 0 values are identified in the design description ss_bar is only 1 when idle **™**ss_bar 0 ∎ end_sim fal... Next state after idle is ph1 Next state after ph2 is ph3 when $send_en = 1$ only when bit adder is 0 □ present sta... ph1 idle Next state after ph3 is Next state after state 1 is always stage 2 ph4 and then afterward is idle ph2 next_state idle bit adder is decremented by 1 only on the rising edge of clock during ph2 ⊕ **J** bit_addr 0 Cursor 1 1 600 ns