```
1
   - - - -
2
   -- Title : mesmirize
-- Design : task1
-- Author : Ishabul Haque and Ken Ejinkonye
-- Company : Stony Brook
3
4
5
7
   ______
8
9
10
11 -- Generated : Fri Apr 10 18:00:01 2020
12 -- From : interface description file
13 -- By : Itf2Vhdl ver. 1.22
14 --
15
   ______
16
   - -
17 -- Description : connects
18 -- counter and pattern gen to create the system
19
20 -----
21
22 --{{ Section below this comment is automatically maintained
23 -- and may be overwritten
24 --{entity {latch vs flip flop} architecture {structural}}
25
26 library IEEE;
27 use IEEE.std logic 1164.all;
28 library work;
29 use work.all;
30
31 entity latch_vs_flip_flop is
32
       port(
33
           clk : in STD_LOGIC;
34
           rst_bar : out STD_LOGIC;
35
           led_array : out STD_LOGIC
36
37 end latch_vs_flip_flop;
38
39 --}} End of automatically maintained section
40
41 architecture structural of latch vs flip flop is
42 begin
43
44
       u0 : entity counter port map (clk,rst bar);
45
       u1 : entity pattern gen port map (led array);
46
47 end structural;
48
```