```
1
2
   -- Title : spi_rx_shifter
-- Design : task1_2
-- Author : Ishabul Haque and Ken Ejinkonye
3
   -- Company
               : Stony Brook
7
8
   -- Description : The receiver shifter spi rx shifter converts the serial
   -- at its rxd input to parallel and and provides this parallel result as
   output
10 -- data out. This data may arrive most significant bit first or least
   significant
11 -- bit first, as determined by the dord input. The final parallel value at
   data out
12
   -- must always have its most significant bit in the leftmost position.
13
   -- List of Circuit Features To Be Verified:
14
15 -- Inputs: rxd, rst bar, clk,spi rxen,dord
16
17
  -- Outputs: data out
18
19
   ______
20
21 library ieee;
22 use ieee.std logic 1164.all;
23 use ieee.numeric std.all;
24
25
26 entity spi_rx_shifter is
27
       port(
      28
29
30
       31
32
33
       data_out : out std_logic_vector(7 downto 0) -- received data
34
       );
35 end spi_rx_shifter;
36
37
38 --}} End of automatically maintained section
39
   architecture rx shifter of spi rx shifter is
40
41
   -- Signal g is a temporary vector to manipulate value going to data out
   signal g : std_logic_vector(7 downto 0):= "000000000";
42
43
44
45
46
47 begin
48
49
       dord change: process(dord, rxd, spi rxen,g)
50
       begin
51
          -- Data can only be shifted when spi rxen is asserted
```

```
52
             if spi rxen = '1' then
                 -- If dord = 0, data is shifted to most significant bit
53
54
                 if (dord='0') then
55
                     -- Data is only shifted at the rising edge of clock
56
                     if rising edge(clk) then
57
                         -- Data being shifted in is the value of rxd
58
                         -- Initial bit position will always equal rxd
59
                         data out(0) <= rxd;
60
                         g(0) \ll rxd;
61
                         -- For loop to implement shifting method using g
62
                         -- as a test vector to manipulate data
63
                         for i in 7 downto 0 loop
64
                              if i>0 then
65
                                  g(i) \le g(i-1);
66
                                  data_out<=g;</pre>
67
                              end if;
68
69
70
                         end loop;
71
                     end if;
72
                 -- If dord = 1, data is shifted to least significant bit
73
                 elsif (dord='1') then
74
                     if rising edge(clk) then
75
76
                         data out(7)<=rxd;</pre>
                         g(0) \ll rxd;
77
78
                         data out <= g;
79
80
                         for i in 7 downto 0 loop
81
82
                              if i>0 then
83
                                  g(i-1) <= g(i);
84
                                  data out<=g;</pre>
85
                              end if;
86
87
                         end loop;
88
                     end if;
89
90
91
                 end if;
92
            end if;
93
94
        end process;
95
96 end rx shifter;
97
98
```