Boundary address	Peripheral	Bus	Register map
0x4002 3000 - 0x4002 33FF	CRC		Section 3.4.4 on page 49
0x4002 2400 - 0x4002 2FFF	Reserved	\neg	-
0x4002 2000 - 0x4002 23FF	Flash memory interface		-
0x4002 1400 - 0x4002 1FFF	Reserved	AHB	-
0x4002 1000 - 0x4002 13FF	Reset and clock control RCC	\neg	Section 6.3.12 on page 101
0x4002 0400 - 0x4002 0FFF	Reserved	\neg	-
0x4002 0000 - 0x4002 03FF	DMA1		Section 9.4.7 on page 159
0x4001 4C00 - 0x4001 FFFF	Reserved		-
0x4001 4800 - 0x4001 4BFF	TIM17 timer	\neg	Section 15.6.16 on page 454
0x4001 4400 - 0x4001 47FF	TIM16 timer	\neg	Section 15.6.16 on page 454
0x4001 4000 - 0x4001 43FF	TIM15 timer	\neg	Section 15.5.18 on page 434
0x4001 3C00 - 0x4001 3FFF	Reserved		-
0x4001 3800 - 0x4001 3BFF	USART1		Section 23.6.8 on page 646
0x4001 3400 - 0x4001 37FF	Reserved		-
0x4001 3000 - 0x4001 33FF	SPI1		Section 21.4.8 on page 565
0x4001 2C00 - 0x4001 2FFF	TIM1 timer		Section 12.4.21 on page 282
0x4001 2800 - 0x4001 2BFF	Reserved	APB2	-
0x4001 2400 - 0x4001 27FF	ADC1		Section 10.11.15 on page 188
0x4001 1C00 - 0x4001 23FF	Reserved		-
0x4001 1800 - 0x4001 1BFF	GPIO Port E		Section 7.5 on page 130
0x4001 1400 - 0x4001 17FF	GPIO Port D		Section 7.5 on page 130
0x4001 1000 - 0x4001 13FF	GPIO Port C		Section 7.5 on page 130
0x4001 0C00 - 0x4001 0FFF	GPIO Port B		Section 7.5 on page 130
0x4001 0800 - 0x4001 0BFF	GPIO Port A	\neg	Section 7.5 on page 130
0x4001 0400 - 0x4001 07FF	EXTI	\neg	Section 8.3.7 on page 143
0X1001 0100			

32 bit

\						_																									_					_
	Offset	Register							25	24	22	22	1	20	2	2 0	9	17	9 !	15	14	13	12	11	10	6	α	,	. "	u	4	~	2	-	0	
relativ zur- Basisadresse	- 0x00	USART_SR	de Gult salve			Reserved								CTS							LBD	TXE	TC	RXNE	IDLE	ORE	NF	FE	PE							
Basisadresse		Reset value	W 11 Vo.								0									1	1	0	0	0	0	0	0									
	0x04	USART_DR		Reserved Q Q Q Q							DR[8		0] bit o to bit 8																							
		Reset value	1																Q	9	0	0 0	Q	9	0	0										
	0x08	USART_BRR		Reserved					Reserved DIV_Mant										tiss	a[15	5:4]				D		ract 3:0]									
/		Reset value						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0													
	0x0C	USART_CR1	OVER8 Reserved OVER8 O						IDLEIE	TE	RE	RWU	SBK																							
		Reset value	1																h	0	۳	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	0x10	USART_CR2								LBDL	Reserved		ADI	0[3:0)]																					
		Reset value	1							Ī	0	0	0	0	0	0	0	ž	0	0	æ	0	0	0	0											
	0x14	USART_CR3	ONEBIT CASE CTSE CTSE DMAT DMAT DMAR SCEN									_	EIE																							
		Reset value																						0	0	0	0	0	0	0	0	0	0	0	0	
	0x18	USART_GTPR	Reserved GT[7:0]					PSC[7:0]																												
		Reset value																	(0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

3 With Maniether 232 Adressroum

0x 0000 0000	8-bit Dater
Ox 0000 0001	8-Lit Daten
Ox 0000 000 2	8-bit Daten
Ox 0000 000 3	8-bit Dater
0 v 0000 000 4	000

Sont

- 326it

Weisterieron