



ECE 451 LAB 4

Blinkenlights

Ishani Gowaikar

CSU ID- 831702439

ECE 451 LAB 4 Blinkenlights.

Objective:

- Use hierarchical design to create complex circuits
- Understand the design and function of a ROM and Decoder
- blinkenlights!

Use a 7xN ROM to write an English word at least 5 ASCII characters long to the output.

LAB Procedures:

Cadence:

- Create a 7-bit ROM. Each word line is a single printable ASCII character (see <http://www.asciitable.com>).
- Create a 1:2 decoder.
- Use hierarchical design starting with the 1:2 decoder to create a $\log_2 N$ decoder, able to address each line your ROM.
- Connect the decoder and ROM.
- Simulate the circuit to verify the message is correctly generated at the output.


Verilog:

- Create a ROM module containing the frames you will display
- Use the provided clock divider module to create a clock for selecting rows
- Use the provided clock divider module to create a clock for selecting frames
- Use the frame clock to select the current frame in the ROM
- Use the row clock to select the current row in the ROM
- Use the output of the ROM for the column output
- Use the row number to generate the row output (remember rows are active low)
- Assign pins and program the board (given in the manual)

List of Items Completed:


- a) Design
 - 1:2 decoder
 - 3:8 decoder hierarchical design
 - 7 bit ROM
 - ROM connected to decoder to print ASCII characters.
- b) Lab Procedures
- c) Verilog Code to display 4 different frames.
- d) Schematics and test benches
- e) Results and Simulations
- f) Demo (no given as it was not working on the FPGA board. Could not figure out the problem in time)
- g) Analysis and Explanations (includes a brief description of the schematics, results and simulations)
- h) Conclusion
- i) Answers to Questions

2:1 Decoder:




Design of a 2:1 decoder, which is used in the hierarchical design for 3:8 decoder.


2:1 Decoder test bench:



2:1 Decoder output:




3:8 Decoder:




Hierarchical design of a 3:8 decoder, using a 2:1 decoder.


3:8 Decoder test bench:



3:8 Decoder output:




Decoder+ ROM schematic:




Design of decoder and a 7xN ROM, used to display a 6 letter word in ASCII.

Decoder+ ROM test bench:



Decoder+ ROM output:



Verilog:

Code:

```
1 module Blinkenlights(  
2     data_in,  
3     reset,  
4     run,  
5     row_clk,  
6     frame_clk,  
7     row,  
8     column,  
9     rowcount  
10 );  
11  
12 output reg [1:0] data_in;  
13 input          reset, run, row_clk;  
14 output reg     frame_clk;  
15 output reg [7:0] column;  
16 output reg [7:0] row;  
17  
18 reg [2:0] framecount=0;  
19 output reg [2:0] rowcount=0;  
20  
21  
22 parameter limit=4; // used as the clock divider  
23 reg [25:0] count = 0;  
24  
25 always@(posedge row_clk)begin  
26     count = count + 1;  
27     if(count == limit) begin  
28         count <= 0;  
29         frame_clk <= ~frame_clk;  
30     end  
31 end  
32  
33 always @(posedge row_clk)  
34 begin  
35  
36     if(rowcount == 4'b1000)  
37     begin  
38         rowcount = 4'b0000;  
39     end  
40     else  
41     begin  
42         rowcount = rowcount + 1;  
43     end  
44 end  
45  
46  
47 always @(posedge row_clk)  
48 begin  
49     case(data_in)  
50         ..
```



```

51 2'b00:
52 begin
53 case(rowcount)
54 4'b00000:begin row=8'b10000001; column=8'b01111110; end //Signed decimal for row and column
55 4'b00001:begin row=8'b10000001; column=8'b01111110; end //row =-127, column=126
56 4'b00010:begin row=8'b11110011; column=8'b00011000; end //row =-127, column=126
57 4'b00011:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
58 4'b00100:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
59 4'b00101:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
60 4'b00110:begin row=8'b10000001; column=8'b01111110; end //row =-127, column=126
61 4'b00111:begin row=8'b10000001; column=8'b01111110; end //row =-127, column=126
62 endcase
63 end
64
65 2'b01:
66 begin
67 case(rowcount)
68 4'b0000:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
69 4'b0001:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
70 4'b0010:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
71 4'b0011:begin row=8'b00000000; column=8'b11111111; end //row = 0, column=-1
72 4'b0100:begin row=8'b00000000; column=8'b11111111; end //row = 0, column=-1
73 4'b0101:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
74 4'b0110:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
75 4'b0111:begin row=8'b11110011; column=8'b00011000; end //row =-25, column=24
76 endcase
77 end
78
79 2'b10:
80 begin
81 case(rowcount)
82 4'b0000:begin row=8'b10000001; column=8'b01111110; end //row =-127, column=126
83 4'b0001:begin row=8'b10111111; column=8'b01000000; end //row =-65, column=64
84 4'b0010:begin row=8'b10111111; column=8'b01000000; end //row =-65, column=64
85 4'b0011:begin row=8'b10000001; column=8'b01111110; end //row =-127, column=126
86 4'b0100:begin row=8'b00000010; column=8'b11111101; end //row = 2, column=-3
87 4'b0101:begin row=8'b00000010; column=8'b11111101; end //row = 2, column=-3
88 4'b0110:begin row=8'b00000010; column=8'b11111101; end //row = 2, column=-3
89 4'b0111:begin row=8'b10000001; column=8'b01111110; end //row =-127, column=126
90 endcase
91 end
92
93 2'b11:
94 begin
95 case(rowcount)
96 4'b0000:begin row=8'b11000011; column=8'b00111100; end //row =-61, column=60
97 4'b0001:begin row=8'b11000011; column=8'b00111100; end //row =-61, column=60
98 4'b0010:begin row=8'b11011011; column=8'b00100100; end //row =-37, column=36
99 4'b0011:begin row=8'b11011011; column=8'b00100100; end //row =-37, column=36
100 4'b0100:begin row=8'b11011011; column=8'b00100100; end //row =-37, column=36
101 4'b0101:begin row=8'b11011011; column=8'b00100100; end //row =-37, column=36
102 4'b0110:begin row=8'b11000011; column=8'b00111100; end //row =-61, column=60
103 4'b0111:begin row=8'b11000011; column=8'b00111100; end //row =-61, column=60
104 endcase
105 end
106
107 endcase
108 end
109
110 always @(posedge frame_clk)
111 begin
112 if(framecount == 3'b011 || reset==0)
113 begin
114 framecount = 3'b000;
115 end
116 else if(run==1)
117 begin
118 framecount = framecount + 3'b001;
119 end
120 else if(run==0)
121 begin
122 framecount = framecount;
123 end
124 end
125
126
127
128 always@(negedge frame_clk)begin
129
130 if(reset == 1 && run ==1)
131 data_in = data_in + 2'b01;
132 else if(reset == 1 && run ==0)
133 data_in = data_in;
134 else if(reset == 0)
135 data_in=2'b00;
136
137 end
138
139 endmodule

```

Analysis and Explanations:

Cadence- By connecting multiple 1:2 decoders, 3:8 decoder was designed (hierarchical design), which was then connected to a 7 bit ROM, the output of this module gives a 5 letter word (e.g. my name- ISHANI). The schematics, test-benches and the results of simulations have been presented above.

Verilog- I have initiated a counter to keep track of all the rows and frames. In the output I have given the period of the system clock as 20ns, which is 50MHz. Therefore, I have provided a period of 320ns, for the data_in LSB, to capture all of the 8 transitions corresponding to each of the row and column. I have also provided the signed decimals representation of each row and column so that it is easier to debug and can be seen easily in the output waveform. The output for the code is given below. The code for the LEDs is assigned signed integer values in the comments for the code. The simulation output follows the row and column values and can be easily deduced from the assigned integer values. Three conditions for results have been given where reset=run=1, reset=1, run=0 and reset=0 and run=1.

Output:



Conclusion:

In this lab, Blinkenlights, which was divided into 2 parts Cadence and Verilog, we have designed a 7xN ROM + decoder to give output as ASCII characters, i.e. output of the block is at least a 5 letter word. This was done using a hierarchical design of 3:8 decoder and the 7 bit ROM. The Verilog code, which was to display at least 4 different frames using a ROM module containing the frames and a clock divider module (given), was implemented as well. This lab taught me about implementation and concept of hierarchical design and decoders as well as the right way of using the clock divider.

Questions:

- Discuss the concept and advantages of hierarchical design.

The concept of hierarchical design is when a design is divided into multiple sub modules, and repeating the operations on the sub modules, dividing them further into more simplified blocks, is called a hierarchical design. This is done to reduce the design complexity, as when the circuit increases in size, so does its complexity. Therefore, to reduce the design complexity and for ease of debugging, hierarchical design is used.

The advantages of a hierarchical design are:

1. Improved functionality of the circuit.
2. Easy debugging of the circuit, as it is easier to debug a smaller module, which is replicated in the design.
3. Faster run time, as designers can work on an individual block, which are much smaller, when compared to the design.
4. Timing issues with a hierarchical design can be spotted and fixed easily.

- How was hierarchical design utilized in this lab?

In this lab, a 3:8 decoder is designed using a basic 2:1 decoder, which is much simpler and smaller compared to the 3:8 decoder. It is a 3 level hierarchical design, where one 2:1 decoder drives the enables of two other 2:1 decoders, and inputs of all the decoders in that level, are connected, thus we get a 3:8 decoder at the output.