# ECE 451 LAB 7 Subway Signal Control Logic II

## **Objective:**

In this lab we extend the previously designed Subway logic controller to include provisions for Direction (D) control for a given configuration.

## Lab Description (specs):

This is the continuation of Lab 3. In Lab 3, the direction signal D is given as a primary input signal. Now, let's design a finite state machine to generate signal D. Let's assume that the traffic pattern for the track is such when two consecutive left-to-right trains passed by, the next train must go from right-to-left. After that, there will be two more left-to-right trains, etc. To detect the train direction through the station, we set up two light beams just above the rail track and place two photocells, P1 and P2, some distance apart. Assume the train can fit inside of the two beams. When the beam shines on a photocell, it produces a 0, and when the beam is blocked, it produces a 1. The train may stop at the middle of the photocells. If this happens, no change is made to signal D. If the train stopping at the middle and then back to the direction it came from, then this train does not count as a passing train. Design a logic circuit to generate D.

## Approach:

- We first construct the state transition diagram (refer prelab) for the given specs and use state priority as discussed in class to perform state encoding
- We then write the state transition table using the state transition diagram and decided state encoding.
- After deciding upon the type of flip-flop we intend to use, we make the truth table and then generate the
  equations for combinational logic blocks using Quine-Mclusky method and use these to prepare the cadence
  schematic.
- For the Verilog model, we use the transition diagram and construct the model using if-else and case constructs.

#### Inputs:

P1, P2: Photocell inputs (clubbed into 2 bit bus P [P1, P2] for simulations)

**Reset**: global reset signal (reset on negative edge)

## **Outputs:**

**D:** Direction signal for the subway controller

State (Q): State outputs (S0 to S6: 3 bit state outputs)

#### **Description of States:**

S0: Reset state (next state S1 if P = 10, S5 if P=01)

S1: 1 Train from left crossed sensor P1 (next state S2 if P=01, S6 if P=10 (train goes back to left, thus not counted)).

S2: Train coming from left crosses sensor P2 (1 train passed from left to right, next state S3 if P =10, else self-transition).

S3: 2<sup>nd</sup> train coming from left crosses P1 (next state = S4 if P = 01, S2 if P = 10 (train goes back to left, not counted)).

S4: 2<sup>nd</sup> train from left crosses P2 (2<sup>nd</sup> train successfully goes from left to right, Direction (D) updated from 1 to 0, next state = S5 if P=01, else self-transition)

S5: 1<sup>st</sup> train from right crosses sensor P2 first (next state= S6 if P =10, S4 if P =01(train from right back to right, not counted))

S6: 1<sup>st</sup> train from right crosses sensor P1 (successfully passed from right to left, Direction D updated to 1, next state = 1 if P = 10, else self-transition with output D = 1).


# State transition diagram and table:


049 9.	2 (31)001 2 (31)001	P= 10	2724	10 km	Dol & Stockow & Son (Compagner)	0.(01).
	Corrent Spale	P	Re Pz	/	> reset on -	re edge.
\$0 \$1 \$2 \$3 \$4 \$5 \$6	000	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 - 0	5 5 4 2 6 2 3 4 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	10 1 00 1 01 0 11 0 05 10 01 1 10 0 10 1 10 0 10 0 11 0 11 0 00 1	
GS Scar	ned with Scanner					

 $Q_{0}^{\dagger} + S_{0}^{\dagger} = (P_{1} + P_{2}) \cdot Q_{0} + (Q_{1} P_{1} P_{2} + (P_{1} P_{2})(Q_{1} + Q_{2}))$   $Q_{1}^{\dagger} + G_{1} + = (P_{1} + P_{2}) \cdot Q_{1} \cdot Q_{0} + (P_{1} + P_{2}) \cdot Q_{2} \cdot Q_{1} + Q_{0}(P_{1} P_{2} + Q_{2} Q_{1} P_{1} P_{2})$   $Q_{2}^{\dagger} + G_{2} \cdot Q_{1} \cdot P_{1} + G_{1} \cdot Q_{0} \cdot P_{1} \cdot P_{2} + F_{1} \cdot P_{2} \cdot Q_{0} \cdot P_{1} \cdot Q_{0}$   $Q_{2}^{\dagger} + G_{2} \cdot Q_{2} \cdot P_{2} + P_{1} \cdot P_{1} \cdot P_{2} \cdot Q_{0} \cdot P_{1} \cdot P_{2} + F_{1} \cdot P_{2} \cdot Q_{0} \cdot P_{1} \cdot Q_{0}$ 


Damed wit $Q_1 + Q_2 (D_2 + Q_0)$ CamScanner

# Schematic:





# **Results:**



#### **Conclusion:**

In this lab, we successfully designed a direction control unit for a subway station controller previously designed in lab3. We learnt how to design finite state machines and implement them in Cadence. We successfully verified its working of the design and verified it with the given specs.

# **Post-lab Questions:**

1. Compare and contrast a Moore Finite State Machine (FSM) with a Mealy FSM.

A:

**Mealy Machine:** A Mealy Machine is an FSM whose output is dependent on the present state as well as the present input.

**Moore Machine:** Moore machine is an FSM whose output is dependent on only the present state.

Moore FSM:	Mealy FSM:			
In Moore machine, the outputs depend on current state only.	In Mealy FSM, the outputs depend on current state and inputs.			
There is more hardware requirement.	There is less hardware requirement.			
They react slower to inputs (One clock cycle later)	They react faster to inputs.			
Synchronous output and state generation.	Asynchronous output generation.			
Output is placed on states	Output is placed on transitions.			
Easy to design	It is difficult to design.			