



LAB 08

Finite State Machine: Traffic Light Controller

Ishani Gowaikar
CSU ID: 831702439

Objective:

The objective of this lab is to gain experience with state machine design by using the six-step design process. From the project specifications you will:

Develop a state diagram,

- Reduce the number of states using the implication chart.
- Assign the reduced states the optimal binary values.
- Design the logic and implement the finite state machine in Verilog.

Lab Description and Specs:

Function:

Design a variation of the classical traffic light controller. The intersection is shown in the following diagram.

"A" street runs north-south, "B" street runs east-west, and "C" street enters the intersection from the southeast. "A" street is quite busy, and it is frequently difficult for cars heading south on "A" to make the left turn onto either "B" or "C". In addition, cars rarely enter the intersection from "C" street. Design a traffic light state diagram for this three-way intersection to the following specifications:

- There are five sets of traffic lights, facing cars coming from "A" north, "A" south, "B" east, "B" west, and "C" street.
- The red, yellow, and green lights facing cars that are heading South on road A are augmented with a left turn arrow that can be lit up as either green or yellow or not lit up at all.
- The normal sequencing of lights facing the cars heading South on road A is arrow green, arrow yellow, traffic light green, traffic light yellow, traffic light red, and repeat. In other words, the left arrow light is illuminated in every complete cycle of the lights.
- However, it should be possible for traffic going from north to south on "A" street to cross the intersection even when the left turn arrow is illuminated. Therefore, the traffic light green should also be illuminated while the turn arrow is lit up.
- Cars traveling from south to north on "A" street (and all directions on "B" and "C" streets) must see a red light while the left turn arrow is illuminated for the traffic heading south.
- A car sensor C is embedded in "C" street to detect whether a car is waiting to enter the intersection from the southeast.
- A timer generates a long interval signal, Time Long (TL), and a short interval signal, Time Short (TS) when set by a start timer (ST) signal.
- Red and green lights are lit up for at least a TL unit of time. Yellow lights, the green arrow, and the yellow arrow are lit up for exactly a TS unit of time.
- The "C" street lights cycle from red to green only if the embedded car sensor indicates that a car is waiting. The lights cycle to yellow and then red as soon as no cars are waiting. Under no circumstances is the "C" street green light to be lit for longer than a TL unit of time.




Fig. The Head of each arrow is a traffic light facing the back of the arrow

Inputs:

- Sensor C, short and long time intervals TS and TL.

□ Outputs:

- "A" street north arrow green/yellow/off (three separate signals)
- "A" street north light green/yellow/red
- "A" street south light green/yellow/red
- "B" street east light green/yellow/red
- "B" street west light green/yellow/red
- "C" street southeast green/yellow/red and the start timer (ST) signal

Recommended Procedures:

- Find all possible loops for FSM(s) (if more than one).
- Write a Verilog model without state minimization and the simple binary encoding.

List of Items Completed:

- a. Lab Procedures
- b. Verilog code
- c. Results and Simulations
- d. Analysis and Explanations (includes a brief description of the schematics, results and simulations)
- e. Conclusion
- f. Answers to Questions
- g. Prelab (attached with the report, state diagram and state minimization included)

Code:

```
1 module Traffic_cntr(clk, rst, c, ts, tl, CurntSt, nxtSt, ST);
2 input clk, rst, c, ts, tl;
3 output ST, CurntSt, nxtSt;
4
5 reg[2:0] CurntSt;
6 reg[2:0] nxtSt;
7 reg out, ST;
8
9 localparam s0=3'b000, s1=3'b001, s2=3'b010, s3=3'b011, s4=3'b100, s5=3'b101, s6=3'b110, s7=3'b111;
10
11 always@ (negedge clk)
12
13     if(rst)
14     begin
15         CurntSt <= s0;
16         ST <= 0;
17     end
18     else
19     begin
20         CurntSt <= nxtSt;
21         ST <= out;
22     end
23
24 always@ (ts or tl or CurntSt)
25
26     begin
27
28         nxtSt <= CurntSt;
29
30         case(CurntSt)
31
32             s0:
33                 begin
34
35                     if (ts==0)
36                     begin
37                         nxtSt<=s0;
38                         out<=0;
39                     end
40                     else if (ts==1)
41                     begin
42                         nxtSt<=s1;
43                         out=1;
44                     end
45
46                 end
47
48             s1:
49                 begin
50
51                     if (ts==0)
52                     begin
```

```

53         nxtSt<=s1;
54         out<=0;
55     end
56     else if(ts==1)
57     begin
58         nxtSt<=s2;
59         out<=1;
60     end
61
62 end
63
64 s2:
65 begin
66
67     if (t1==0)
68     begin
69         nxtSt<=s2;
70         out<=0;
71     end
72     else if (t1==1)
73     begin
74         nxtSt<=s3;
75         out=1;
76     end
77 end
78
79 s3:
80 begin
81
82     if (ts==0)
83     begin
84         nxtSt<=s3;
85         out<=0;
86     end
87     else if(ts==1)
88     begin
89         nxtSt<=s4;
90         out<=1;
91     end
92
93 end
94
95 s4:
96 begin
97
98     if (t1==0)
99     begin
100         nxtSt<=s4;
101         out<=0;
102     end
103     else if(t1==1)
104     begin
105         nxtSt<=s5;

```


```

105         nxtSt<=s5;
106         out<=1;
107     end
108 end
109
110 s5:
111 begin
112     if (ts==0)
113     begin
114         nxtSt<=s5;
115         out<=0;
116     end
117     else if (ts==1 & c==0)
118     begin
119         nxtSt<=s0;
120         out<=1;
121     end
122     else if (ts==1 & c==1)
123     begin
124         nxtSt<=s6;
125         out<=1;
126     end
127 end
128 end
129
130 s6:
131 begin
132     if (tl==0)
133     begin
134         nxtSt<=s6;
135         out<=0;
136     end
137     else if (tl==1)
138     begin
139         nxtSt<=s7;
140         out<=1;
141     end
142 end
143 end
144
145 s7:
146 begin
147     if (ts==0)
148     begin
149         nxtSt<=s7;
150         out<=0;
151     end
152     else if (ts==1)
153     begin
154         nxtSt<=s0;
155         out<=1;
156     end
157 end
158 end
159 end
160 endcase
161 end
162 endmodule


```

Results and Simulations:

a. Car not present on C street



b. Car present on C street



Analysis and Explanations:

The description of each state, state diagram and design of the FSM is mentioned in the prelab. Some of the assumptions we made as per our understanding of lab instructions is as follows:

- We do not check the “C” street sensor for cars at every instant. Instead, we check it once in every complete cycle when the B street W and E signals are yellow and ready to switch red (State S5). If there is a car present, we move to S6 and then S7 and S0. If not, we directly jump to S7 and start next cycle of whole sequence.
- In the design we encode the values for each signal light in the state and thus in the interest of time, we did not decode the states back into signals, but we intend to imply the signal outputs through state description.

The Verilog code provided above is divided into a total of 8 states, from S0-S7, which has been programmed according to the state transition table, and the state definition table and also the state minimization table, which has been provided in the prelab.

Conclusion:

In this lab we designed an FSM for a traffic light controller for the given design parameters and gained experience regarding design methodologies and techniques in Verilog. We successfully implemented the design (with our mentioned assumptions) in 9 states taking care of additional transitions to make the FSM stable.

Answers to Questions:

1. Explain a "race condition" in the context of a Finite State Machine (FSM).

Race Condition in FSM is when more than one state transition occurs in a single clock cycle of a finite state machine. It is caused due to set-up and hold-time violations.

2. Explain the advantages of state reduction, state assignment selection and type of flip-flop selection in an FSM.

- a) State reduction or state optimization helps to reduce number of states in a state transition diagram, which in turn reduces the number of flip-flops to implement the design.
- b) State assignment technique in an FSM like 'One-hot encoding' or grey code encoding helps reduce power and cost of the entire circuit and both these leads to easy debugging of circuits.
- c) Flip flop selection techniques helps to reduce the number of gates requires and also the power requirement of the circuit.

Prelab:

State diagram, state definition table and state minimization included:


Ishani. Gowarikar.
GSD ID- 881702439.

ECE 451

Prelab 8

Traffic Controller.

State Transition diagrams:-



	Current State					Inputs				Next State					Output			
	AN ₀	AN	AS	BE	BW	C	C	T _L	T _S	AN ₀ ⁺	AN ⁺	AS ⁺	BE ⁺	BW ⁺	C ⁺	ST	Calc every state using	
[S ₀]	G	G	R	R	R	R	X	1	X	G	G	R	R	R	R		1	
[S ₁]	X	G	R	R	R	R	X	X	X	R	G	G	R	R	R		1	
[S ₂]	R	G	G	R	R	R	X	1	X	R	G	G	R	R	R		1	
[S ₃]	R	L	L	R	R	R	X	X	1	R	R	R	G	G	R		1	
[S ₄]	R	R	R	G	G	R	X	1	X	R	R	R	L	L	R		1	
[S ₅]	R	R	R	L	L	R	1	X	1	R	R	R	R	R	R	G		1
[S ₅]	R	R	R	L	L	R	0	X	1	G	G	R	R	R	R		1	
[S ₆]	R	R	R	R	R	G	X	1	X	R	R	R	R	R	R	L		1
[S ₇]	R	R	R	R	R	L	X	X	1	G	G	R	R	R	R		1	

State Definitions:-

State Definitions:-

C. S	ρ_i/p			N. S				O/p.
$Q_2 \ Q_1 \ Q_0$	C	T_L	T_S	$Q_2^+ \ Q_1^+ \ Q_0^+$	T_2	T_1	T_0	'ST'
	X	X	0	$S_0 [000]$	0	0	0	0
$S_0 [000]$	X	X	1	$S_1 [001]$	0	0	1	1
	X	X	0	$S_1' [00\bar{1}]$	0	0	0	0
$S_1 [001]$	X	X	1	$S_2 [010]$	0	1	1	1
	X	0	X	$S_2 [0\bar{1}0]$	0	0	0	0
$S_2 [010]$	X	1	X	$S_3 [011]$	0	0	1	1
	X	X	0	$S_3 [0\bar{1}1]$	0	0	0	0
$S_3 [011]$	X	X	1	$S_4 [100]$	1	1	1	1
	X	0	X	$S_4 [100]$	0	0	0	0
$S_4 [100]$	X	1	X	$S_5 [101]$	0	0	1	1
	X	X	0	$S_5 [10\bar{1}]$	0	0	0	0
$S_5 [101]$	0	X	1	$S_6 [000]$	1	0	1	1
	1	X	1	$S_6 [110]$	0	1	1	1
	X	0	X	$S_6 [110]$	0	0	0	0
$S_6 [110]$	X	1	X	$S_7 [111]$	0	0	1	1
	X	X	0	$S_7 [111]$	0	0	0	0
$S_7 [111]$	X	X	1	$S_8 [000]$	1	1	1	1