



ECE 451 LAB 6

Pyramid Counter

Ishani Gowaikar
CSU ID: 831702439

Objective:


The objective of this lab is to apply sequential logic design techniques to design and build two different blocks, a clock generator and a pyramid counter.

Introduction:


Pulse and Clock Generator:

The function of this circuit is to take an input clock signal and output the following signals:

- **Clk2:** A clock signal whose period is twice the input clock signal.
- **Clk4:** A clock signal whose period is four times the input clock signal.
- **P1, P2, P3 and P4:** Four different pulse signals whose pulse width is half the cycle period of the input clock signal and whose period is twice the input clock signal. In addition, only one of the four pulses must occupy the cycle period of these pulse signals are equally divided into four sub-phases (sub-periods) and each sub-phase.
- **P23:** A pulse signal whose period is the same as signals P1, P2, P3 and P4 but the width and the location of the pulse are equal to the sum of the second and third sub-phases.



The design used for generating the above clocks was the basic clock divider circuit



Pyramid Counter:

A counter that counts from 0 to 15, then pulses a control signal, Pulse1, which reconfigures the counter to count from 0 to 14 (or 1 to 15) and pulses the control signal again, then counts 0 to 13 (or 2 to 15) and pulses the control signal, etc. When the count goes from 0 to 1 (or 14 to 15) a second control signal, Pulse2, is sent.

Pulse Clock Code:

```
1 module pulse_clock (clk, out_clk1, out_clk2, out_clk3, out_clk4, en, clear, p1, p2, p3, p4, p23)
2
3 input clk;
4 input en;
5 input clear;
6
7 output reg out_clk1;
8 output reg out_clk2;
9 output reg out_clk3;
10 output reg out_clk4;
11
12
13 output reg p1, p2, p3, p4, p23;
14
15 wire [1:0] c1ock;
16
17 parameter limit1=1;
18
19 reg [25:0] count1 = 0;
20 reg [25:0] count2 = 0;
21
22
23
24 always@(negedge clk)
25 begin
26     count1 = count1 + 1;
27     if(count1 == limit1)
28     begin
29         count1 <= 0;
30         out_clk1 <= ~out_clk1;
31     end
32 end
33
34 always@(posedge out_clk1)
35 begin
36     count2 = count2 + 1;
37     if(count2 == limit1) begin
38         count2 <= 0;
39         out_clk2 <= ~out_clk2;
40     end
41 end
42
43 assign c1ock={out_clk1, clk};
44
45
46 always@(clk)
47 begin
48
49     out_clk3 <= out_clk1;
50     out_clk4 <= out_clk2;
51
52     case (en)
```

```

53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122

```

```

1'b0:
begin
    out_clk3 <= 1'b0;
    out_clk4 <= 1'b0;
end

1'b1:
case (clear)
1'b1:
begin
    p1 <= 1'b0;
    p2 <= 1'b0;
    p3 <= 1'b0;
    p4 <= 1'b0;
    p23 <= 1'b0;
end

1'b0:
case(clock)
2'b00:
begin
    p1 <= 1'b0;
    p2 <= 1'b0;
    p3 <= 1'b1;
    p4 <= 1'b0;
    p23 <= 1'b1;
end


2'b01:
begin
    p1 <= 1'b0;
    p2 <= 1'b0;
    p3 <= 1'b0;
    p4 <= 1'b1;
    p23 <= 1'b0;
end

2'b10:
begin
    p1 <= 1'b1;
    p2 <= 1'b0;
    p3 <= 1'b0;
    p4 <= 1'b0;
    p23 <= 1'b0;
end

2'b11:
begin
    p1 <= 1'b0;
    p2 <= 1'b1;
    p3 <= 1'b0;
    p4 <= 1'b0;
    p23 <= 1'b1;
end
endcase
endcase
end
endmodule

```


Pulse Clock Output:



Pyramid counter Code:

```
1  module pyramid_cntr (up, out, reset, pulse1, pulse2, enable);
2
3  input up, reset, enable;
4  output reg [3:0] out;
5  output reg pulse1, pulse2;
6
7  reg [3:0] temp = 4'b1111;
8  reg [3:0] flag = 4'b1111;
9
10 always @(negedge up)
11 begin
12     case(enable)
13     1'b1:
14     begin
15         case(reset)
16         1'b0:
17         begin
18
19             out<= out + 1'b1;
20
21             case(out)
22             flag:
23             begin
24
25                 pulse1 <= pulse1 + 1;
26                 flag= flag-1;
27                 out <= 4'b0000;
28
29                 case(flag)
30                 4'b0000:
31                 pulse2 <= pulse2 + 1;
32
33                 default:
34                 begin
35                     pulse1 <= pulse1 + 1;
36                     pulse2 <= 0;
37                 end
38             endcase
39         end
40     end
41     default:
42     begin
43
44         pulse1 = 1'b0;
45         pulse2 = 1'b0;
46     end
47     endcase
48 end
49 1'b1:
50     out <= 4'b0000;
51 endcase
52 1'b0:
53     begin
54         pulse1 = 1'b0;
55         pulse2 = 1'b0;
56         out <= 4'b0000;
57     end
58 endcase
59 end
60 endmodule
61
62
63
```

Pyramid Counter Output:



Conclusion:

The lab has been implemented in Verilog. The clock divider (pulse clock) module and the pyramid counter both modules have been designed using the specifications provided in the lab manual. Both modules have been designed using the 'case' statements instead of 'if-else' statements.

Questions:

- Describe how you would implement a hierarchical design in Verilog.

A Verilog module has a module name and an interface in the form of a port list. One module in Verilog can contain other modules, with module instantiation, which creates a module hierarchy, where the modules are connected with nets and the ports are attached to these nets by either position or name. Since, hierarchy is a programming construct and real hardware does not have the same boundaries, therefore, cross-module/hierarchical references (XMRs) are needed to make connections, which are difficult to describe using the port-binding instantiation method. Hierarchical references can be utilized for providing parameter values for the modules instantiated deep inside, from the top-level module [2].

For instance, from [1],

top_ver.v

```
module top_ver (q, p, r, out);

input      q, p, r;
output     out;
reg        out, intsig;

bottom1 u1(.a(q), .b(p), .c(intsig));
bottom2 u2(.l(intsig), .m(r), .n(out));

endmodule
```

bottom1.v

```
module bottom1(a, b, c);

input      a, b;
output     c;
reg        c;

always
begin
    c<=a & b; end endmodule </pre>
```

bottom2.v

```
module bottom2(l, m, n);  
  
    input    l, m;  
    output   n;  
    reg      n;  
  
    always  
    begin  
        n<=l | m; end endmodule </pre>
```

Reference:

- [1] https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/design-software/verilog/ver_hier.html
- [2] https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-884-complex-digital-systems-spring-2005/lecture-notes/l02_verilog.pdf