ECE 451 LAB 6

Pyramid Counter

Objective:


The objective of this lab is to apply sequential logic design techniques to design and build two different blocks, a clock generator and a pyramid counter.

Introduction:


Pulse and Clock Generator:

The function of this circuit is to take an input clock signal and output the following signals:

- Clk2: A clock signal whose period is twice the input clock signal.
- **Clk4**: A clock signal whose period is four times the input clock signal.
- **P1, P2, P3 and P4**: Four different pulse signals whose pulse width is half the cycle period of the input clock signal and whose period is twice the input clock signal. In addition, only one of the four pulses must occupy the cycle period of these pulse signals are equally divided into four sub-phases (sub-periods) and each sub-phase.
- **P23**: A pulse signal whose period is the same as signals P1, P2, P3 and P4 but the width and the location of the pulse are equal to the sum of the second and third sub-phases.



The design used for generating the above clocks was the basic clock divider circuit



Pyramid Counter:


A counter that counts from 0 to 15, then pulses a control signal, Pulse1, which reconfigures the counter to count from 0 to 14 (or 1 to 15) and pulses the control signal again, then counts 0 to 13 (or 2 to 15) and pulses the control signal, etc. When the count goes from 0 to 1 (or 14 to 15) a second control signal, Pulse2, is sent.

Pulse Clock Code:

```
module pulse_clock (clk, out_clk1, out_clk2, out_clk3, out_clk4, en, clear, p1, p2, p3, p4, p23)
 2
3
4
       input clk;
       input en;
input clear;
 5
6
7
       output reg out_c]k1;
 8
9
       output reg out_clk2;
output reg out_clk3;
output reg out_clk4;
output reg p1, p2, p3, p4, p23;
       wire [1:0] clock;
       parameter limit1=1;
       reg [25:0] count1 = 0;
reg [25:0] count2 = 0;
          always@(negedge clk)
begin
    ē
              count1 = count1 + 1;
if(count1 == limit1)
              begin
     count1 <= 0;
out_clk1 <= ~out_clk1;</pre>
              end
           end
           always@(posedge out_clk1)
              end
           end
           assign clock={out_clk1, clk};
46
47
           always@(clk)
     begin
48
49
50
51
              out_clk3 <= out_clk1;
out_clk4 <= out_clk2;</pre>
52
              case (en)
```

```
1'b0:
                                  begin
                                          out_clk3 <= 1'b0;
out_clk4 <= 1'b0;
                                   end
                                                  1'b1:
                                                  case (clear)
1'b1:
begin
                                                  p1
p2
p3
p4
p23
end
                                                                         <= 1'b0;
<= 1'b0;
<= 1'b0;
<= 1'b0;
<= 1'b0;
                                                  1'b0:
                                                  case(clock)
2'b00:
begin
                                                                         <= 1'b0;
<= 1'b0;
<= 1'b1;
<= 1'b0;
<= 1'b1;
                                                  p1
p2
p3
p4
p23
                                                  2'b01:
                                                  begin
                                                                         <= 1'b0;
<= 1'b0;
<= 1'b0;
<= 1'b1;
<= 1'b0;
                                                  p1
p2
p3
p4
p23
end
                                                  2'b10:
begin
p1
p2
p3
p4
p23
end
                                                                         <= 1'b1;
<= 1'b0;
<= 1'b0;
<= 1'b0;
<= 1'b0;
                                             2'b11:
begin
p1
p2
p3
p4
p23
end
                                                                   <= 1'b0;
<= 1'b1;
<= 1'b0;
<= 1'b0;
<= 1'b1;
                                              endcase
                               endcase
                        endcase
end
                endmodule
```


Pulse Clock Output:



Pyramid counter Code:

```
module pyramid_cntr (up, out, reset, pulse1, pulse2, enable);
  1
2
3
        input up, reset, enable;
output reg [3:0] out;
  4
  5
6
7
8
        output reg pulse1, púlse2;
        reg [3:0] temp = 4'b1111;
reg [3:0] flag = 4'b1111;
  9
 10
        always @(negedge up)
 11
            begin
 12
                case(enable)
      13
14
                    1'b1:
      begin
 15
      case(reset)
      16
                             1'b0:
 17
                            begin
18
19
20
21
22
23
24
25
26
27
28
29
30
31
                                 out <= out + 1'b1;
                                     case(out)
      flag:
                                         begin
                                             pulse1 <= pulse1 + 1;
flag= flag-1;
out <= 4'b0000;</pre>
                                                 case(flag)
      4'b0000:
                                                         pulse2 <= pulse2 + 1;
 32
33
                                                     default:
 34
35
36
      begin
                                                             pulse1 <= pulse1 + 1;
pulse2 <= 0;</pre>
 37
                                                         end
 38
                                                 endcase
 39
                                     end
 40
                             default:
 41
 42
                             begin
 43
 44
                                 pulse1 = 1'b0;
 45
                                 pulse2 = 1'b0;
 46
                             end
 47
                             endcase
 48
                             end
 49
                            1'b1:
 50
                                 out <= 4'b0000;
                        endcase
1'b0:
51
53
54
55
56
57
      begin
                                 pulse1 = 1'b0;
pulse2 = 1'b0;
                                 out <= 4'b0000;
58
                             end
59
                         endcase
60
                    end
61
            endmodule
62
63
```

Pyramid Counter Output:



Conclusion:

The lab has been implemented in Verilog. The clock divider (pulse clock) module and the pyramid counter both modules have been designed using the specifications provided in the lab manual. Both modules have been designed using the 'case' statements instead of 'if-else' statements.

Questions:

• Describe how you would implement a hierarchical design in Verilog.

A Verilog module has a module name and an interface in the form of a port list. One module in Verilog can contain other modules, with module instantiation, which creates a module hierarchy, where the modules are connected with nets and the ports are attached to these nets by either position or name. Since, hierarchy is a programming construct and real hardware does not have the same boundaries, therefore, cross-module/hierarchical references (XMRs) are needed to make connections, which are difficult to describe using the port-binding instantiation method. Hierarchical references can be utilizes for providing parameter values for the modules instantiated deep inside, from the top-level module [2] .

For instance, from [1],

```
top_ver.v

module top_ver (q, p, r, out);

input     q, p, r;
output     out;
reg     out, intsig;

bottom1 u1(.a(q), .b(p), .c(intsig));
bottom2 u2(.1(intsig), .m(r), .n(out));
endmodule

bottom1.v
```

bottom2.v

```
module bottom2(1, m, n);
input    1, m;
output    n;
reg    n;
always
begin
    n<=1 | m; end endmodule </pre>
```

Reference:

- [1] https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/design-software/verilog/ver_hier.html
- [2] https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-884-complex-digital-systems-spring-2005/lecture-notes/l02_verilog.pdf