


Pre Lab. - Lab 6.

E/17/219

Nawarathna, K.G.I.S.




Characteristic Table. (Ck is 1.)

S	R	Q	\bar{Q}
0	0	0 / 1	1 / 0
0	1	0	1
1	0	1	0
1	1	Uncertain.	

memory state.

Q. In the above SR latch If $S=R=1$ then the results would be uncertain. Therefore Φ flip latch is designed such a way that the same input doesn't occur to the both S and R. (S and R both cannot have the same input value: i.e. if S is 1 the R is definitely 0 and vice versa.)




Circuit Diagram.


Clock	D	Q(t+1)
0	X	Q(t) memory
1	0	0
1	1	1

Characteristic Table.


② a). SR flip flop state diagram




D flip flop state diagram.




T flip flop state diagram.




JK flip flop state diagram.






characteristic table.




$(1, 1) D$	1
$(1, 0) D$	0
$(0, 1) D$	1

d.



J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

e.



T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$