
Pre Lab. - Lab 6.

E/17/219


Nawarathna K.G. I.S.



Characteristic Table (CCIK is !)

S	R	< Q /	0	/**\\
0	0	0/1	1/0	memory state.
. 0	1	0		
1	0	1	O	v = I
١	1	Unce	x tain.	

In the above SR latch If S=R=1 then the results would be uncertain. Therefore D filp latch is designed such a way that the same input doesn't occur to the both S and R. (S an R both dannot base the same input value: ie > if S is 1 the R ic definefely a and vise versa.)



e	Clock	D	Q (t+1)
-	0	X	Q(+). Memore
340	A.	0 0	,,0,
	U		1 1

Circuit Diagram

Characteristic Table

OOG Stationery Factor

