

Lab0_1

```
1
2
3 1] logic [7:0] [3:0] arr1;
4
5
6 2] logic arr2 [0:9];
7
8
9 3] logic [3:0] [7:0] arr3;
10
11
12 4] int arr4 [5];
13
14
15 5] logic [31:0] arr5 [1:0];
16
17
```