

FINAL Lab Exam Controlled add/sub -simplified CPU

Instructor: Professor Izidor Gertner

Due date: By December 20, 2021 by 12:00 PM

What to submit: Screenshots with explanations, Quartus project files in QAR format, and README file explaining how to run it in detail.

Note: All files you submit MUST have your last name as a prefix.

Objective:

The ultimate objective of this final project is to write a program to compute sum of five integers using MIPS instructions you have designed in previous labs : LW, ADD, SW.

You will need to use the following components: DATA MEMORY. INSTRUCTION MEMORY, 3-ported register file, IR-Instruction Register, PC- Program Counter, 3 ADD/SUB units, Signed and zero extension from 16 bits to 32 bits, 2:1 32 bit multiplexers.

- **Input machine instructions you want to execute into Instruction Memory block, built using LPM RAM you have designed.**
- **Input data you intend to process into Data Memory block, built using LPM RAM you have designed.**
- **Load the address of the first instruction to PC- Program Counter register.**
- **Start executing the code by fetching the first instruction to instruction register-IR, and then continue step by step.**
- **Demonstrate the correctness of your program execution using waveforms in simulation, and by comparing to MIPS program on MARS simulator.**

FINAL Lab Exam Controlled add/sub -simplified CPU


Instructor: Professor Izidor Gertner

Due date: By December 20, 2021 by 12:00 PM

What to submit: Screenshots with explanations, Quartus project files in QAR format, and README file explaining how to run it in detail.

Note: All files you submit MUST have your last name as a prefix.

Visualization of CPU Controller Operation



Components you will need:

- 1 Data Memory: Memory size 64 bytes, data word size 32 bits.
- 2 Instruction Memory: Memory size 128 bytes, instruction size 32 bits.
- 3 Register file dual ported for two reads and one additional write: 32 registers, register size 32 bits.
- 4 PC Register: 32 bit register to store instruction address.
- 5 IR Register; 32 bit register to store instruction during execution.
- 6 ALU, 32 bit operands
- 7 2 adders for Next Address Logic unit
- 8 2: 1 Multiplexers, with 32 bit input, and output wires
- 9 16 to 32 bit extender

FINAL Lab Exam Controlled add/sub -simplified CPU

Instructor: Professor Izidor Gertner

Due date: By December 20, 2021 by 12:00 PM

What to submit: Screenshots with explanations, Quartus project files in QAR format, and README file explaining how to run it in detail.

Note: All files you submit MUST have your last name as a prefix.

Note: Please use your drawings in the report.

APPENDIX

Not REQUIRED

Example of VHDL code for 3 ported Register File

YOU HAVE DESIGNED 3 PORTED REGISTER FILE USING LPM MODULES.

YOU CAN LOOK INTO EXAMPLE VHDL CODE for

3 PORTED register file as an example (Note: this code is from the WEB and may not work!!):

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY altera_mf;
USE altera_mf.all;

ENTITY ram3port IS
  PORT
  (
    clock      : IN STD_LOGIC ;
    data       : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    rdaddress_a : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
    rdaddress_b : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
    wraddress   : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
    wren       : IN STD_LOGIC := '1';
    qa         : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    qb         : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
  );
```

FINAL Lab Exam Controlled add/sub -simplified CPU**Instructor: Professor Izidor Gertner****Due date: By December 20, 2021 by 12:00 PM****What to submit: Screenshots with explanations, Quartus project files in QAR format, and README file explaining how to run it in detail.****Note: All files you submit MUST have your last name as a prefix.**

```
END ram3port;
```

```
ARCHITECTURE SYN OF ram3port IS
```

```
    SIGNAL sub_wire0      : STD_LOGIC_VECTOR (31 DOWNTO 0);
```

```
    SIGNAL sub_wire1      : STD_LOGIC_VECTOR (31 DOWNTO 0);
```

```
    COMPONENT alt3pram
```

```
    GENERIC (
```

```
        indata_aclr      : STRING;
        indata_reg       : STRING;
        intended_device_family : STRING;
        lpm_type         : STRING;
        outdata_aclr_a    : STRING;
        outdata_aclr_b    : STRING;
        outdata_reg_a     : STRING;
        outdata_reg_b     : STRING;
        rdaddress_aclr_a  : STRING;
        rdaddress_aclr_b  : STRING;
        rdaddress_reg_a   : STRING;
        rdaddress_reg_b   : STRING;
        rdcontrol_aclr_a  : STRING;
        rdcontrol_aclr_b  :
        STRING; rdcontrol_reg_a :
        STRING; rdcontrol_reg_b :
        STRING; width      : NATURAL;
        widthad          : NATURAL;
        write_aclr       : STRING;
        write_reg        : STRING
```

```
); PORT (
```

```
    qa : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
```

```
    outclock : IN STD_LOGIC ;
```

```
    qb : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); wren : IN STD_LOGIC ;
```

```
    inclock : IN STD_LOGIC ;
```

```
        : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    rdaddress_a : IN STD_LOGIC_VECTOR (4 DOWNTO 0); wraddress
    : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
    rdaddress_b : IN STD_LOGIC_VECTOR (4 DOWNTO 0)
```

```
);
```

```
END COMPONENT;
```

```
BEGIN
```

FINAL Lab Exam Controlled add/sub -simplified CPU

Instructor: Professor Izidor Gertner

Due date: By December 20, 2021 by 12:00 PM

What to submit: Screenshots with explanations, Quartus project files in QAR format, and README file explaining how to run it in detail.

Note: All files you submit MUST have your last name as a prefix.

```

qa    <= sub_wire0(31 DOWNT0
0); qb    <= sub_wire1(31
DOWNT0 0);
alt3pram_component : alt3pram

```

GENERIC MAP (

```

indata_aclr => "OFF",
indata_reg => "INCLOCK",
intended_device_family => "Stratix II", lpm_type
=> "alt3pram",
outdata_aclr_a => "OFF", outdata_aclr_b
=> "OFF", outdata_reg_a => "OUTCLOCK",
outdata_reg_b => "OUTCLOCK",
rdaddress_aclr_a => "OFF",
rdaddress_aclr_b => "OFF",
rdaddress_reg_a => "INCLOCK",
rdaddress_reg_b => "INCLOCK",
rdcontrol_aclr_a => "OFF",
rdcontrol_aclr_b => "OFF",
rdcontrol_reg_a => "UNREGISTERED",
rdcontrol_reg_b => "UNREGISTERED",
width => 32,
widthad => 5, write_aclr
=> "OFF", write_reg =>
"INCLOCK"

```

)

PORT MAP (

```

outclock => clock,
wren => wren, inclock
=> clock, data =>
data,
rdaddress_a => rdaddress_a,
wraddress => wraddress,
rdaddress_b => rdaddress_b, qa
=> sub_wire0,
qb => sub_wire1

```

);

END SYN;

REMARK: MAKE SURE that the file name is **ram3port** (the same as entity).

Create a symbol for your use.


FINAL Lab Exam Controlled add/sub -simplified CPU

Instructor: Professor Izidor Gertner

Due date: By December 20, 2021 by 12:00 PM

What to submit: Screenshots with explanations, Quartus project files in QAR format, and README file explaining how to run it in detail.

Note: All files you submit MUST have your last name as a prefix.



END REGISTER FILE EXAMPLE