### CS 343, FALL 2021

# Laboratory Project 2

### Introduction to VHDL, ModelSim and Quartus using Comparators

### Ismail Akram

## 9/1/2021




Fig 1. Creating New Project dialog in ModelSim




Fig 2. creating file




Fig 3. naming file as equal




Fig 4. editing equal file




Fig 5. typing out code manually

### ModelSim ALTERA STARTER EDITION 10.4d - Custom Altera Version




Fig 6. Compiling selected




Fig 7. Compiled successfully (after several attempts).

ModelSim ALTERA STARTER EDITION 10.4d - Custom Altera Version



Fig 8. Simulating




Fig 9. Choosing equal entity for simulation.



Fig 10. Dragging inputs and outputs to waveform panel




Fig 11. Forcing value input for i0




Fig 12. Forcing value input for i1




Fig 13. Simulation > Run > Run 100




Fig 14. Result of first run (Forced values i0=0, i1=0). Eq=1 since the values of the inputs are equal.




Fig 15. Changing i0 to 1




Fig 16. Second Run, waveform result





Fig 17. Exploring every combination of 1 and 0 for i0 and i1 (00, 10, 11, 01 respectively) and then Ended Simulation > End Simulation).

### Test Bench








Fig 17. Creating a new VHDL file

```
Status Type Order Modified
test_equal.vhd
                     ✓ VHDL 1 09/01/2021 02:51:33 ...
                                                                         -- I'm manually typing out this code to understand it. Not copying and pasting --
                                                                         Library ieee:
                           VHDL 0
                                      09/01/2021 01:21:46 ...
                                                                         use ieee.std_logic_l164.all;
                                                                      entity test_equal is end test_equal;
                                                                       Farchitecture arch_test of test_equal is
                                                                      component equal

port (I0, I1: in std_logic;

Eq : out std_logic);
                                                                9
                                                                11
                                                                12
13
14
15
16
17
18
19
                                                                        end component;
                                                                        signal p1, p0, pout : std_logic;
signal error : std_logic := '0';
                                                                         uut: equal port map (I0 => p0, I1 => p1, Eq => pout);
                                                                20
21
                                                                      process
                                                                        begin
p0 <= '1';
p1 <= '0';</pre>
                                                                22
23
24
                                                                      25
26
                                                                28
29
                                                                30
                                                                         wait for 200 ns; -- WAIT 200 ns --
                                                                31
                                                                        p0 <= '1';
p1 <= '1';
                                                                32
                                                                      wait for 1 ns;

if (pout = '0') then
                                                                33
                                                                        error <= '1';
end if;
                                                                34
                                                                36
37
                                                                38
39
                                                                         wait for 200 ns; -- WAIT 200 ns --
                                                                        p0 <= '0';
p1 <= '1';
                                                                 40
                                                                      wait for 1 ns;

if (pout = 'l') then
error <= 'l';
                                                                41
                                                                42
                                                                44
45
                                                                        end if;
                                                                         wait for 200 ns; -- WAIT 200 ns --
                                                                47
                                                                48
                                                                49
50
                                                                      wait for 1 ns; -- WAIT 1 ns -- if (pout = '0') then
                                                                        error <= '1';
end if;
                                                                51
                                                                52
53
54
55
                                                                        wait for 200 ns; -- WAIT 200 ns --
                                                                56
                                                                      if (error = '0') then
report "No errors detected. Simulation successful" severity failure;
                                                                57
58
                                                                59
                                                                                  else
                                                                60
61
                                                                                           report "Error detected" severity failure;
                                                                        end if:
                                                                       end process;
                                                                63
                                                                64
                                                                       end arch_test;
```




Fig 18. Compilation successful for test\_equal.vhd




Fig 19. Starting Simulation


#### Ismail Akram



Fig 20. Added wave to simulation environment of test\_equal.vhd



Fig 21. Running the simulation for test\_equal.vhd



### Fig 22. Ran for all combinations for i0 and i1 using Run-all and Full Zoom to see everything.



Fig 23. Transcript simulation successful.

One bit comparator assignment complete!

I'm repeating the same steps for 2-bit and 8-bit comparator.

## 2-Bit comparator




Fig 24. Logic Vector for 2-bit comparator compiled succesfully




Fig 25. Running Simulation for two\_bit\_equal.vhd




Fig 26. Forcing 0s to all inputs for the first run




Fig 27. Run for every combination of inputs for 2-bits for two\_bit\_comparator (manually, run-all wouldn't work). Simulation successful.

#### Ismail Akram




Fig 28. Compile successful for test\_two\_bit\_equal.vhd

#### Full code:

```
C:\Users\Izzy\OneDrive\College\CSC342_3 Computer Organization\Labs\Lab 2\Two bit comparator\test_two_bit_equal.vhd - Default :
                              -- Manually typing this out, no copy or paste --
                          Library ieee;
                         use ieee.std_logic_ll64.all;
          5 F entity test_two_bit_equal is
                     end test_two_bit_equal;
                   architecture arch_test of test_two_bit_equal is
       9 Component two bit equal
10 Component two bit equal
11 component two bit equal
12 component two bit equal
13 component two bit equal
14 component two bit equal
15 component two bit equal
16 component two bit equal
17 component two bit equal
18 component two bit equal
19 component two bit equal
10 component two bit equal
10 component two bit equal
11 component two bit equal
12 component two bit equal
13 component two bit equal
14 component two bit equal
15 component two bit equal
16 component two bit equal
17 component two bit equal
18 component two bit equal
19 component two bit equal
10 component two bit equal
10 component two bit equal
11 component two bit equal
12 component two bit equal
13 component two bit equal
14 component two bit equal
16 component two bit equal
17 component two bit equal
18 component two bit equal
19 component two bit equal
10 component two bit equal
10 component two bit equal
11 component two bit equal
12 component two bit equal
13 component two bit equal
14 component two bit equal
16 component two bit equal
17 component two bit equal
18 component two bit equal
19 component two bit equal
19 component two bit equal
10 component two bit equal
10 component two bit equal
10 component two bit equal
11 component two bit equal
12 component two bit equal
13 component two bit equal
14 component two bit equal
16 component two bit equal
17 component two bit equal
18 component two bit equal
18 component two bit equal
19 component two bit equal
19 component two bit equal
10 component two bit equal
11 component two bit equal
12 component two bit equal
13 component two bit equal
14 component two bit equal
16 component two bit equal
17 component two bit equal
18 component two bit e
                        end component;
        12
       13
                        signal pl, p0 : std_logic_vector (1 downto 0);
signal pout : std_logic;
signal error : std_logic := '0';
begin
       14
       15
        16
       17
        18
       19
                        uut: two_bit_equal port map (a => p0, b => p1, aeqb => pout);
       20
      21 process
22 begin
23 p0 <= "00";
                         pl <= "00";
       24
       25
      26 | wait for 1 ns; -- WAIT 1 ns -- 27 | if (pout = '0') then
                        error <= '1';
end if;
       28
       29
        30
       31
                         wait for 200 ns; -- WAIT 200 ns --
                        p0 <= "01";
p1 <= "00";
        33
       34
      35 | wait for 1 ns; -- WAIT 1 ns -- 36 | if (pout = '1') then
                        error <= '1';
end if;
        37
        38
        39
        40
                         wait for 200 ns; -- WAIT 200 ns --
                        p0 <= "01";
p1 <= "11";
        41
        42
       43
      48
                           wait for 200 ns; -- WAIT 200 ns --
        49
                        p0 <= "11";
p1 <= "00";
       50
        51
       52
        53
                           wait for 1 ns;
       53 | wait for 1 ms;
54 = if(pout = '1') then -- WAIT 1 ns --
                                                error <= '1';
                         end if;
       56
       57
                         wait for 200 ns; -- WAIT 200 ns --
       58
                         p0 <= "11";
p1 <= "11";
       59
       60
```

```
wait for 1 ns;
      if (pout = 'l') then -- WAIT 1 ns --
       error <= '1';
end if;
 65
 66
        wait for 200 ns; -- WAIT 200 ns --
67
68
       p0 <= "10":
       pl <= "11";
 69
 70
 71
        wait for 1 ns;
     if (pout = '1') then -- WAIT 1 ns --
 72
 73
               error <= '1';
74
75
76
77
78
79
        wait for 200 ns; -- WAIT 200 ns --
        p0 <= "10":
       pl <= "10";
 80
     wait for 1 ns;

if (pout = '1') then -- WAIT 1 ns --
 81
 82
               error <= '1';
 83
 84
 85
        wait for 200 ns; -- WAIT 200 ns --
       p0 <= "11";
p1 <= "01";
 86
87
88
 89
       wait for 1 ns;
     if (pout = '1') then -- WAIT 1 ns --
 90
 91
               error <= '1';
 92
 93
 94
       wait for 200 ns; -- WAIT 200 ns --
 95
 96
     if (error = '0') then
 97
                report "No errors detected. Simulation successful" severity failure;
 98
                else
 99
                report "Error detected" severity failure;
      end if;
end process;
     end arch_test;
102
M Start Simulation
  Design VHDL Verilog Libraries SDF Others
```




Fig 29. Running simulation for test\_two\_bit\_comparator.vhd




Fig 30. Running simulation for test\_two\_bit\_comparator.vhd using run-all (this time it worked)

## **PORT MAPS**




Fig 32. Creating a new file for two\_bit\_equal\_port.vhd




Fig 32. Compiled two\_bit\_equal\_port.vhd




Fig 33. Ran Simulation for test\_bit\_equal\_port.vhd for every 2-bit combination (run-all didn't work so I manually input every combination of 1s and 0s).