



HACETTEPE UNIVERSITY  
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2022 FALL

---

## Experiment 5 - Sequential Circuits in Verilog

---


January 1, 2023

*Student name:*  
İsmail Ulaş ÜNAL

*Student Number:*  
b2200356001

## 1 Problem Definition

Design a Binary/Gray Code Counter circuit using Verilog. The circuit should be designed to count up in binary or gray code depending on the 1-bit mode input variable, as illustrated in the state diagram below. If mode is 0, it should count in natural binary, otherwise it should count in gray code. The circuit you design should also have another 1-bit input variable reset, which resets the circuit state to the start state 000.



## 2 Solution Implementation


firstly I created a JK flip flop and D flip flop as usual. Secondly, I draw table with state diagram for finding formulas of dA, dB, dC and jA, kA, jB, kB, jC, kC these formulas will be an input of counter d and counter jk, I used 3 flip flop because I have 8 statements  $\log_2 8 = 3$

Tables

mode	A	B	C	A'	B'	C'	Da	Db	Dc	output[0]	output[1]	output[2]
0	0	0	0	0	0	1	0	0	1	0	0	1
1	0	0	0	0	0	1	0	0	1	0	0	1
0	0	0	1	0	1	0	0	1	0	0	1	0
1	0	0	1	0	1	0	0	1	0	0	1	0
0	0	1	0	0	1	1	0	1	1	0	1	1
1	0	1	0	0	1	1	0	1	1	0	1	1
0	0	1	1	0	1	0	1	1	0	1	1	0
1	0	1	1	0	1	0	1	1	0	1	1	0
0	1	0	0	1	0	1	0	0	1	0	0	0
1	1	0	0	1	0	1	0	0	1	0	0	0
0	1	0	1	1	0	0	1	1	0	1	1	0
1	1	0	1	1	0	0	1	1	0	1	1	0
0	1	1	0	0	1	1	1	0	1	1	0	1
1	1	1	0	0	1	1	1	0	1	1	0	1
0	1	1	1	0	1	0	0	0	0	0	0	0
1	1	1	1	0	1	0	0	0	0	0	0	0

mode	A	B	C	A'	B'	C'	Ja	Ka	Jb	Kb	Jc	Kc	output[0]	output[1]	output[2]
0	0	0	0	0	0	1	0	X	0	X	1	X	0	0	1
1	0	0	0	0	0	1	0	X	0	X	1	X	0	0	1
0	0	0	1	0	1	0	0	X	1	X	X	1	0	1	0
1	0	0	1	0	1	1	0	X	1	X	X	0	0	1	1
0	0	1	0	0	1	1	0	X	X	0	1	X	0	1	1
1	0	1	0	1	1	0	1	X	X	0	0	X	1	1	0
0	0	1	1	1	0	0	1	X	X	1	X	1	1	0	0
1	0	1	1	0	1	0	0	X	X	0	X	1	0	1	0
0	1	0	0	1	0	1	X	0	0	X	1	X	1	0	1
1	1	0	0	0	0	0	X	1	0	X	0	X	0	0	0
0	1	0	1	1	1	0	X	0	1	X	X	1	1	1	0
1	1	0	1	1	0	0	X	0	0	X	X	1	1	0	0
0	1	1	0	0	1	1	X	0	0	X	1	X	1	0	1
1	1	1	0	0	0	0	X	1	0	X	0	X	0	0	0
0	1	1	1	1	1	0	X	0	1	X	X	1	1	1	0
1	1	1	1	0	1	1	X	0	0	X	1	X	1	1	1
0	1	1	1	0	0	0	X	1	X	1	X	1	0	0	0
1	1	1	1	1	0	1	X	0	X	1	X	0	1	0	1

## K – Maps





$$D_a = (mode' A' BC') + (mode BC') + (mode' AB') + (mode' AC') + (mode AC)$$

$$D_b = (BC') + (mode' B'C) + (mode A'C)$$

$$D_c = (mode' C') + (mode A'B') + (mode AB)$$

$$\begin{aligned}
Ja &= (mode'BC) + (modeBC') \\
Ka &= (mode'BC) + (modeB'C') \\
Jb &= (mode'C) + (A'C) \\
Kb &= (mode'C) + (AC) \\
Jc &= (mode') + (A'B') + (AB) \\
Kc &= (mode') + (A'B) + (AB')
\end{aligned}$$

### Circuits



```

1  module dff_sync_res(D, clk, sync_reset, Q);
2      input D;
3      input clk;
4      input sync_reset;
5      output reg Q;
6
7      // Declare a flip-flop
8      always @(posedge clk) begin
9          if (sync_reset) begin // reset statement it assign into 0
10             Q <= 1'b0;
11         end else begin // if it didn't go to reset it assigns D
12             Q <= D;
13         end
14     end
15 endmodule

1  module jk_sync_res(J, K, clk, sync_reset, Q);
2      input J;
3      input K;
4      input clk;
5      input sync_reset;
6      output reg Q;
7
8      // Declare a JK flip-flop
9      always @(posedge clk) begin
10         if (sync_reset) begin // reset statement it assigns into 0
11             Q <= 1'b0;
12         end else begin
13             if (J && K) begin // 11 -> complement so make it complement of Q
14                 Q <= ~Q;
15             end else if (!J && K) begin // 01 -> reset so make it 0
16                 Q <= 1'b0;
17             end else if (J && !K) begin // 10 -> set so make it 1
18                 Q <= 1'b1;
19             end
20             // if it didn't go anything it means that 00 so it stays same
21         end
22     end
23 endmodule

1  module counter_d(input reset, input clk, input mode, output [2:0] count);
2
3      wire da, db, dc;
4
5      // for the input of count[2]'s D flip flop
6      assign da = (~mode & ~count[2] & count[1] & count[0]) |
7      (mode & count[1] & ~count[0]) |
8      (~mode & count[2] & ~count[1]) |

```

```

9      (~mode & count[2] & ~count[0]) |
10     (mode & count[2] & count[0]);
11
12     // for the input of count[1]'s D flip flop
13     assign db = (count[1] & ~count[0]) |
14     (~mode & ~count[1] & count[0]) |
15     (mode & ~count[2] & count[0]);
16
17     // for the input of count[0]'s D flip flop
18     assign dc = (~mode & ~count[0]) |
19     (mode & ~count[2] & ~count[1]) |
20     (mode & count[2] & count[1]);
21
22
23     // work with 3 D Flip Flop because I have 8 states  $\log_2 8 = 3$ .
24     dff_sync_res dffA(da, clk, reset, count[2]);
25     dff_sync_res dffB(db, clk, reset, count[1]);
26     dff_sync_res dffC(dc, clk, reset, count[0]);
27
28     endmodule

```

```

1  module counter_jk(input reset, input clk, input mode, output [2:0] count);
2
3      // ja, jb, and jc are the J inputs for the JK flip-flops used in the counter.
4      // ka, kb, and kc are the K inputs for the JK flip-flops used in the counter.
5
6      wire ja, jb, jc, ka, kb, kc;
7
8      // for the input of count[2]'s jk flip flop
9      assign ja = (~mode & count[1] & count[0]) | (mode & count[1] & ~count[0]);
10     assign ka = (~mode & count[1] & count[0]) | (mode & ~count[1] & ~count[0]);
11
12     // for the input of count[1]'s jk flip flop
13     assign jb = (~mode & count[0]) | (~count[2] & count[0]);
14     assign kb = (~mode & count[0]) | (count[2] & count[0]);
15
16     // for the input of count[0]'s jk flip flop
17     assign jc = (~mode) | (~count[2] & ~count[1]) | (count[2] & count[1]);
18     assign kc = (~mode) | (~count[2] & count[1]) | (count[2] & ~count[1]);
19
20
21     // work with 3 JK Flip Flop because I have 8 states  $\log_2 8 = 3$ .
22     jk_sync_res jkA(ja, ka, clk, reset, count[2]);
23     jk_sync_res jkB(jb, kb, clk, reset, count[1]);
24     jk_sync_res jkC(jc, kc, clk, reset, count[0]);
25
26     endmodule

```

### 3 Testbench Implementation

In this code I tried whether the gray and binary counter code are working or not. For checking it, first, I will reset the system to 0 and see if the system has been reset, then I will try to see if it can count binary when mode is 0 and make it count at least 0 to 8, then set the mode to 1 in the remaining part. I check if the gray counter is working or not. Finally, I reset again and see if the reset works properly.

```
1  `timescale 1ns/1ps
2
3  module counter_tb;
4      reg reset, clk, mode;
5      wire [2:0] count;
6      integer i;
7
8      //Comment the next line out when testing your JK flip flop implementation.
9      //counter_d uut(reset, clk, mode, count);
10     // Uncomment the next line to test your JK flip flop implementation.
11     counter_jk c1(reset, clk, mode, count);
12
13     initial begin
14         $dumpfile("result.vcd");
15         $dumpvars;
16
17         reset = 1; // in the beginning reset will be 1
18         mode = 0; // in the beginning mode will be 0 because I will try to solve
19         #75; // starts from here
20         reset = 0; // make reset is 0 and run code
21         #500;
22         mode = 1; // for checking the gray code change mode into 1
23         #500;
24         reset = 1; // finish by making reset 1
25         #75;
26         $finish;
27     end
28
29
30     initial begin
31         // clock implementation
32         forever begin
33             #20 clk = 1;
34             #20 clk = 0;
35         end
36
37     end
38
39 endmodule
```

## 4 Results



Figure 1: D Flip-Flop Resulting Waveform



Figure 2: JK Flip-Flop Resulting Waveform

First, reset is 1 output stays as 0 then, reset is 0 and mode is 0, when mode is 0 natural binary code counter will work and count like 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 0 - 1 - 2... then I make mode is 1 for counting gray counter it counts like 0 - 1 - 3 - 2 - 6 - 7 - 5 - 4 - 0 - 1 - 3 - 2... then make reset is 1 for finishing code. waveform screenshots are in next page