

# HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2022 Fall


# Experiment 5 - Sequential Circuits in Verilog

January 1, 2023

Student name: İsmail Ulaş Ünal  $Student\ Number: \\b2200356001$ 

### 1 Problem Definition

Design a Binary/Gray Code Counter circuit using Verilog. The circuit should be designed to count up in binary or gray code depending on the 1-bit mode input variable, as illustrated in the state diagram below. If mode is 0, it should count in natural binary, otherwise it should count in gray code. The circuit you design should also have another 1-bit input variable reset, which resets the circuit state to the start state 000.



## 2 Solution Implementation


firstly I created a JK flip flop and D flip flop as usual. Secondly, I draw table with state diagram for finding formulas of dA, dB, dC and jA, kA, jB, kB, jC, kC these formulas will be an input of counter d and counter jk, I used 3 flip flop because I have 8 statements  $\log_2 8 = 3$ 


Tables

| mode | Α | В | С | A' | B' | C' | Da | Db | Dc | output[0] | output[1] | output[2] |
|------|---|---|---|----|----|----|----|----|----|-----------|-----------|-----------|
| 0    | 0 | 0 | 0 | 0  | 0  | 1  | 0  | 0  | 1  | 0         | 0         | 1         |
| 1    | 0 | 0 | 0 | 0  | 0  | 1  | 0  | 0  | 1  | 0         | 0         | 1         |
| 0    | 0 | 0 | 1 | 0  | 1  | 0  | 0  | 1  | 0  | 0         | 1         | 0         |
| 1    | 0 | 0 | 1 | 0  | 1  | 1  | 0  | 1  | 1  | 0         | 1         | 1         |
| 0    | 0 | 1 | 0 | 0  | 1  | 1  | 0  | 1  | 1  | 0         | 1         | 1         |
| 1    | 0 | 1 | 0 | 1  | 1  | 0  | 1  | 1  | 0  | 1         | 1         | 0         |
| 0    | 0 | 1 | 1 | 1  | 0  | 0  | 1  | 0  | 0  | 1         | 0         | 0         |
| 1    | 0 | 1 | 1 | 0  | 1  | 0  | 0  | 1  | 0  | 0         | 1         | 0         |
| 0    | 1 | 0 | 0 | 1  | 0  | 1  | 1  | 0  | 1  | 1         | 0         | 1         |
| 1    | 1 | 0 | 0 | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0         | 0         |
| 0    | 1 | 0 | 1 | 1  | 1  | 0  | 1  | 1  | 0  | 1         | 1         | 0         |
| 1    | 1 | 0 | 1 | 1  | 0  | 0  | 1  | 0  | 0  | 1         | 0         | 0         |
| 0    | 1 | 1 | 0 | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1         | 1         |
| 1    | 1 | 1 | 0 | 1  | 1  | 1  | 1  | 1  | 1  | 1         | 1         | 1         |
| 0    | 1 | 1 | 1 | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0         | 0         |
| 1    | 1 | 1 | 1 | 1  | 0  | 1  | 1  | 0  | 1  | 1         | 0         | 1         |

| mode | Α | В | С | A' | B' | c' | Ja | Ka | Jb | Kb | Jc | Kc | output[0] | output[1] | output[2] |
|------|---|---|---|----|----|----|----|----|----|----|----|----|-----------|-----------|-----------|
| 0    | 0 | 0 | 0 | 0  | 0  | 1  | 0  | х  | 0  | х  | 1  | x  | 0         | 0         | 1         |
| 1    | 0 | 0 | 0 | 0  | 0  | 1  | 0  | х  | 0  | х  | 1  | x  | 0         | 0         | 1         |
| 0    | 0 | 0 | 1 | 0  | 1  | 0  | 0  | х  | 1  | х  | х  | 1  | 0         | 1         | 0         |
| 1    | 0 | 0 | 1 | 0  | 1  | 1  | 0  | х  | 1  | х  | х  | 0  | 0         | 1         | 1         |
| 0    | 0 | 1 | 0 | 0  | 1  | 1  | 0  | х  | х  | 0  | 1  | х  | 0         | 1         | 1         |
| 1    | 0 | 1 | 0 | 1  | 1  | 0  | 1  | Х  | Х  | 0  | 0  | Х  | 1         | 1         | 0         |
| 0    | 0 | 1 | 1 | 1  | 0  | 0  | 1  | Х  | Х  | 1  | Х  | 1  | 1         | 0         | 0         |
| 1    | 0 | 1 | 1 | 0  | 1  | 0  | 0  | х  | х  | 0  | х  | 1  | 0         | 1         | 0         |
| 0    | 1 | 0 | 0 | 1  | 0  | 1  | x  | 0  | 0  | х  | 1  | x  | 1         | 0         | 1         |
| 1    | 1 | 0 | 0 | 0  | 0  | 0  | x  | 1  | 0  | х  | 0  | x  | 0         | 0         | 0         |
| 0    | 1 | 0 | 1 | 1  | 1  | 0  | x  | 0  | 1  | х  | х  | 1  | 1         | 1         | 0         |
| 1    | 1 | 0 | 1 | 1  | 0  | 0  | Х  | 0  | 0  | Х  | Х  | 1  | 1         | 0         | 0         |
| 0    | 1 | 1 | 0 | 1  | 1  | 1  | Х  | 0  | Х  | 0  | 1  | Х  | 1         | 1         | 1         |
| 1    | 1 | 1 | 0 | 1  | 1  | 1  | Х  | 0  | Х  | 0  | 1  | Х  | 1         | 1         | 1         |
| 0    | 1 | 1 | 1 | 0  | 0  | 0  | Х  | 1  | Х  | 1  | Х  | 1  | 0         | 0         | 0         |
| 1    | 1 | 1 | 1 | 1  | 0  | 1  | x  | 0  | х  | 1  | х  | 0  | 1         | 0         | 1         |

### K-Maps







$$\begin{aligned} Da &= (mode'A'BC) + (modeBC') + (mode'AB') + (mode'AC') + (modeAC) \\ Db &= (BC') + (mode'B'C) + (modeA'C) \\ Dc &= (mode'C') + (modeA'B') + (modeAB) \end{aligned}$$

$$Ja = (mode'BC) + (modeBC') \\ Ka = (mode'BC) + (modeB'C') \\ Jb = (mode'C) + (A'C) \\ Kb = (mode'C) + (AC) \\ Jc = (mode') + (A'B') + (AB) \\ Kc = (mode') + (A'B) + (AB')$$

#### Circuits





```
module dff_sync_res(D, clk, sync_reset, Q);
       input D;
2
       input clk;
3
       input sync_reset;
4
       output reg Q;
5
       // Declare a flip-flop
       always @(posedge clk) begin
           if (sync_reset) begin // reset statement it assign into 0
9
               Q <= 1'b0;
10
           end else begin // if it didn't go to reset it assigns D
11
               Q \ll D;
           end
13
       end
14
   endmodule
   module jk_sync_res(J, K, clk, sync_reset, Q);
       input J;
2
       input K;
3
       input clk;
4
       input sync_reset;
       output reg Q;
6
       // Declare a JK flip-flop
8
       always @(posedge clk) begin
           if (sync_reset) begin // reset statement it assigns into 0
10
               Q <= 1'b0;
11
           end else begin
12
               if (J && K) begin // 11 -> complement so make it complement of Q
13
                    Q \ll Q;
14
                end else if (!J && K) begin // 01 -> reset so make it 0
15
                    Q <= 1'b0;
16
                end else if (J && !K) begin // 10 -> set so make it 1
17
                    Q <= 1'b1;
19
20
               // if it didn't go anything it means that 00 so it stays same
21
           end
       end
22
   endmodule
23
   module counter_d(input reset, input clk, input mode, output [2:0] count);
1
2
       wire da, db, dc;
3
       // for the input of count[2]'s D flip flop
       assign da = (~mode & ~count[2] & count[1] & count[0]) |
       (mode & count[1] & ~count[0]) |
       ("mode & count[2] & "count[1]) |
```


```
("mode & count[2] & "count[0]) |
       (mode & count[2] & count[0]);
10
11
       // for the input of count[1]'s D flip flop
12
       assign db = (count[1] & ~count[0]) |
13
       ("mode & "count[1] & count[0]) |
       (mode & ~count[2] & count[0]);
15
       // for the input of count[0]'s D flip flop
17
       assign dc = (~mode & ~count[0]) |
18
       (mode & ~count[2] & ~count[1]) |
19
       (mode & count[2] & count[1]);
21
       // work with 3 D Flip Flop because I have 8 states log2^8 = 3.
       dff_sync_res dffA(da, clk, reset, count[2]);
24
       dff_sync_res dffB(db, clk, reset, count[1]);
25
       dff_sync_res dffC(dc, clk, reset, count[0]);
26
27
   endmodule
28
   module counter_jk(input reset, input clk, input mode, output [2:0] count);
2
       // ja, jb, and jc are the J inputs for the JK flip-flops used in the counter.
3
       // ka, kb, and kc are the K inputs for the JK flip-flops used in the counter.
5
       wire ja, jb, jc, ka, kb, kc;
       // for the input of count[2]'s jk flip flop
       assign ja = (~mode & count[1] & count[0]) | (mode & count[1] & ~count[0]);
a
10
       assign ka = (~mode & count[1] & count[0]) | (mode & ~count[1] & ~count[0]);
11
       // for the input of count[1]'s jk flip flop
12
       assign jb = (~mode & count[0]) | (~count[2] & count[0]);
       assign kb = (~mode & count[0]) | (count[2] & count[0]);
14
       // for the input of count[0]'s jk flip flop
16
       assign jc = (~mode) | (~count[2] & ~count[1]) | (count[2] & count[1]);
17
       assign kc = (~mode) | (~count[2] & count[1]) | (count[2] & ~count[1]);
18
19
20
       // work with 3 JK Flip Flop because I have 8 states log2^8 = 3.
       jk_sync_res jkA(ja, ka, clk, reset, count[2]);
22
       jk_sync_res jkB(jb, kb, clk, reset, count[1]);
       jk_sync_res jkC(jc, kc, clk, reset, count[0]);
24
26
  endmodule
```

#### 3 Testbench Implementation

In this code I tried whether the gray and binary counter code are working or not. For checking it, first, I will reset the system to 0 and see if the system has been reset, then I will try to see if it can count binary when mode is 0 and make it count at least 0 to 8, then set the mode to 1 in the remaining part. I check if the gray counter is working or not. Finally, I reset again and see if the reset works properly.

```
'timescale 1ns/1ps
2
   module counter_tb;
       reg reset, clk, mode;
4
       wire [2:0] count;
5
       integer i;
6
            //Comment the next line out when testing your JK flip flop implementation.
8
       //counter_d uut(reset, clk, mode, count);
       // Uncomment the next line to test your JK flip flop implementation.
10
       counter_jk c1(reset, clk, mode, count);
11
12
       initial begin
13
            $dumpfile("result.vcd");
14
            $dumpvars;
15
16
           reset = 1; // in the beginning reset will be 1
17
           mode = 0; // in the beginning mode will be 0 because I will try to solve
           #75; // starts from here
19
           reset = 0; // make reset is 0 and run code
21
           #500;
           mode = 1; // for checking the gray code change mode into 1
22
            #500;
23
            reset = 1; // finish by making reset 1
            #75;
25
26
            $finish;
       end
27
28
29
       initial begin
30
            // clock implementation
31
32
            forever begin
                #20 clk = 1;
33
                #20 clk = 0;
34
            end
36
37
       end
38
   endmodule
```

### 4 Results






Figure 2: JK Flip-Flop Resulting Waveform

First, reset is 1 output stays as 0 then, reset is 0 and mode is 0, when mode is 0 natural binary code counter will work and count like 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 0 - 1 - 2... then I make mode is 1 for counting gray counter it counts like 0 - 1 - 3 - 2 - 6 - 7 - 5 - 4 - 0 - 1 - 3 - 2... then make reset is 1 for finishing code. waveform screenshots are in next page