



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2022 FALL

Experiment 4 - Combinational Circuits in Verilog

December 10, 2022


Student name:
İsmail Ulaş ÜNAL

Student Number:
b2200356001


1 Problem Definition

In this homework, we have to fulfill the tasks given in 3 different parts. Part 0 is about a implementing 4-bit 2's complementer with dataflow design approach. And test it with 16 different input combinations. In part 1 we need to implement a 4-bit 2x1 multiplexer with any design approach we want and create a testbench for all possible inputs. In part 2 we need to implement a single bit full adder with dataflow design approach and 4 bit-full adder with using single bit full adder by structural design approach with explicit association and test it with testbench In last part we need to make an adder / subtractor by using other part's circuits like 2's complementer, 2x1 multiplexer and 4 bit full adder. While doing this we need to use structural design approach and explicit association


Part 0:




Part 1:



Part 2:



Part 3:



2 Solution Implementation

```

1 module two_s_complement(In,Out);
2     input [3:0] In;
3     output [3:0] Out;
4
5     wire [3:0] not_In;
6
7     assign not_In = ~In;
8     assign Out = not_In + 1'b1;
9 endmodule

```

```

1 module four_bit_2x1_mux(In_1, In_0, Select, Out);
2     input [3:0] In_1;
3     input [3:0] In_0;
4     input Select;
5     output [3:0] Out;
6
7     assign Out = Select ? In_1 : In_0;
8 endmodule

```

```

1 module full_adder(
2     input A,
3     input B,
4     input Cin,

```

```

5     output S,
6     output Cout
7 );
8     assign S = A ^ B ^ Cin;
9     assign Cout = (A & B) | (Cin & (A ^ B));
10 endmodule

1 module four_bit_rca(
2     input [3:0] A,
3     input [3:0] B,
4     input Cin,
5     output [3:0] S,
6     output Cout
7 );
8     wire [2:0] Carries;
9
10    full_adder A1(.A(A[0]), .B(B[0]), .Cin(Cin), .S(S[0]), .Cout(Carries[0]));
11    full_adder A2(.A(A[1]), .B(B[1]), .Cin(Carries[0]), .S(S[1]), .Cout(Carries[1]));
12    full_adder A3(.A(A[2]), .B(B[2]), .Cin(Carries[1]), .S(S[2]), .Cout(Carries[2]));
13    full_adder A4(.A(A[3]), .B(B[3]), .Cin(Carries[2]), .S(S[3]), .Cout(Cout));
14 endmodule

1 module four_bit_adder_subtractor(A, B, subtract, Result, Cout);
2     input [3:0] A;
3     input [3:0] B;
4     input subtract;
5     output [3:0] Result;
6     output Cout;
7
8     wire [3:0] minus_B;
9     wire [3:0] ready_B_for_adder_subtractor;
10    wire Cin = 0;
11
12    two_s_complement minus_version(.In(B), .Out(minus_B));
13    four_bit_2x1_mux decide_plus_or_minus(.In_1(minus_B), .In_0(B), .Select(subtract));
14    four_bit_rca make_calculations(.A(A), .B(ready_B_for_adder_subtractor), .Cin(Cin));
15
16
17
18 endmodule

```

3 Testbench Implementation

```

1 `timescale 1ns/10ps
2
3 module two_s_complement_tb;

```

```

4     reg [3:0] In;
5     wire [3:0] Out;
6
7     integer In_int;
8
9     two_s_complement test_two_s_complement (.In(In), .Out(Out));
10
11    initial begin
12        $dumpfile("two_s_complement.vcd");
13        $dumpvars;
14
15        for (In_int = 0; In_int < 16; In_int++) begin
16            In = In_int;
17            #50;
18        end
19    end
20 endmodule

1  `timescale 1ns/10ps
2  module four_bit_2x1_mux_tb;
3
4      reg[3:0] In_1;
5      reg[3:0] In_0;
6      reg Select;
7      wire[3:0] Out;
8
9      four_bit_2x1_mux test_2x1_mux(.In_1(In_1), .In_0(In_0), .Select(Select), .Out
10
11    initial begin
12        $dumpfile("four_bit_2x1_mux.vcd");
13        $dumpvars;
14
15        for (integer select_int = 0; select_int < 2; select_int++) begin
16            Select = select_int;
17            for (integer In_1_int = 0; In_1_int < 16; In_1_int++) begin
18                In_1 = In_1_int;
19                for (integer In_0_int = 0; In_0_int < 16; In_0_int++)
20                    In_0 = In_0_int;
21                #50;
22            end
23        end
24    end
25
26    $finish;
27
28
29    end
30 endmodule

```

```

1  `timescale 1 ns/10 ps
2  module full_adder_tb;
3
4      reg A, B, Cin;
5      wire S, Cout;
6
7      full_adder test_full_adder(.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));
8
9      initial begin
10         $dumpfile("full_adder.vcd");
11         $dumpvars;
12
13         for (integer A_int = 0; A_int < 2; A_int++) begin
14             A = A_int;
15             for (integer B_int = 0; B_int < 2; B_int++) begin
16                 B = B_int;
17                 for (integer Cin_int = 0; Cin_int < 2; Cin_int++) begin
18                     Cin = Cin_int;
19                     #50;
20                 end
21             end
22         end
23     end
24
25 endmodule

```

```

1  `timescale 1 ns/10 ps
2
3  module four_bit_rca_tb;
4
5      reg[3:0] A, B;
6      reg Cin;
7
8      wire[3:0] S;
9      wire Cout;
10
11      integer A_int, B_int, Cin_int;
12
13      four_bit_rca test_four_bit_rca(.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));
14
15      initial begin
16         $dumpfile("four_bit_rca.vcd");
17         $dumpvars;
18
19         for (Cin_int = 0; Cin_int < 2; Cin_int++) begin
20             Cin = Cin_int;
21             for (A_int = 0; A_int < 16; A_int++) begin
22                 A = A_int;

```

```

23         for (B_int = 0; B_int < 16; B_int++) begin
24             B = B_int;
25             #50;
26         end
27     end
28 end
29
30
31
32 end
33
34 endmodule

1  `timescale 1ns/1ps
2  module four_bit_adder_subtractor_tb;
3
4      reg[3:0] A, B;
5      reg subtract;
6
7      output [3:0] Result;
8      output Cout;
9
10     integer A_int, B_int, subtract_int;
11
12     four_bit_adder_subtractor test_four_bit_adder_subtractor(.A(A), .B(B), .subtract(
13
14
15     initial begin
16         $dumpfile("four_bit_adder_subtractor.vcd");
17         $dumpvars;
18
19         for (subtract_int = 0; subtract_int < 2; subtract_int++) begin
20             subtract = subtract_int;
21             for (A_int = 0; A_int < 16; A_int++) begin
22                 A = A_int;
23                 for (B_int = 0; B_int < 16; B_int++) begin
24                     B = B_int;
25                     #50;
26                 end
27             end
28         end
29
30     end
31
32 end
33 endmodule

```

4 Results

Your explanations, results, screenshots...




Figure 1: Two's complement




Figure 2: 4-bit 2x1 multiplexer




Figure 3: 1-bit Full adder




Figure 4: Four bit RCA




Figure 5: 4-bit adder subtractor