

## HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2022 Fall

# Experiment 4 - Combinational Circuits in Verilog

December 10, 2022


Student name: İsmail Ulaş ÜNAL

 $Student\ Number: \\ b2200356001$ 


#### 1 Problem Definition

In this homework, we have to fulfill the tasks given in 3 different parts. Part 0 is about a implementing 4-bit 2's complementer with dataflow design approach. And test it with 16 different input combinations. In part 1 we need to implement a 4-bit 2x1 multiplexer with any design approach we want and create a testbench for all possible inputs. In part 2 we need to implement a single bit full adder with dataflow design approach and 4 bit-full adder with using single bit full adder by structural design approach with explicit association and test it with testbench In last part we need to make an adder / subtractor by using other part's circuits like 2's complementer, 2x1 multiplexer and 4 bit full adder. While doing this we need to use structural desgin approach and explicit association







Part 1:



Part 2:



Part 3:



#### 2 Solution Implementation

```
module two_s_complement(In,Out);
      input [3:0] In;
      output [3:0] Out;
      wire [3:0] not_In;
      assign not_In = ~In;
      assign Out = not_In + 1'b1;
  \verb"endmodule"
  module four_bit_2x1_mux(In_1, In_0, Select, Out);
          input [3:0] In_1;
          input [3:0] In_0;
3
          input Select;
          output [3:0] Out;
           assign Out = Select ? In_1 : In_0;
  endmodule
 module full_adder(
      input A,
      input B,
      input Cin,
```

```
output S,
       output Cout
6
7);
       assign S = A ^ B ^ Cin;
       assign Cout = (A & B) | (Cin & (A ^ B));
   endmodule
   module four_bit_rca(
       input [3:0] A,
       input [3:0] B,
3
       input Cin,
4
       output [3:0] S,
       output Cout
6
  );
       wire [2:0] Carries;
       full\_adder \ A1(.A(A[0]), \ .B(B[0]), \ .Cin(Cin), \ .S(S[0]), \ .Cout(Carries[0]));
10
       full\_adder \ A2(.A(A[1]), \ .B(B[1]), \ .Cin(Carries[0]), \ .S(S[1]), \ .Cout(Carries[1]));
11
       full\_adder A3(.A(A[2]), .B(B[2]), .Cin(Carries[1]), .S(S[2]), .Cout(Carries[2]));
       full\_adder \ A4(.A(A[3]), \ .B(B[3]), \ .Cin(Carries[2]), \ .S(S[3]), \ .Cout(Cout));
13
   endmodule
14
   module four_bit_adder_subtractor(A, B, subtract, Result, Cout);
       input [3:0] A;
2
       input [3:0] B;
3
       input subtract;
4
       output [3:0] Result;
       output Cout;
6
       wire [3:0] minus_B;
       wire [3:0] ready_B_for_adder_subtractor;
       wire Cin = 0;
10
11
       two_s_complement minus_version(.In(B), .Out(minus_B));
12
       four_bit_2x1_mux decide_plus_or_minus(.In_1(minus_B), .In_0(B), .Select(subtract)
13
       four_bit_rca make_calculations(.A(A), .B(ready_B_for_adder_subtractor), .Cin(Cin)
15
16
17
   endmodule
```

#### 3 Testbench Implementation

```
1 'timescale 1ns/10ps
2
3 module two_s_complement_tb;
```

```
reg [3:0] In;
4
       wire [3:0] Out;
5
6
       integer In_int;
7
8
       two_s_complement test_two_s_complement (.In(In), .Out(Out));
10
       initial begin
            $dumpfile("two_s_complement.vcd");
12
            $dumpvars;
13
14
            for (In_int = 0; In_int < 16; In_int++) begin</pre>
15
                In = In_int;
16
                #50;
17
            end
18
       end
19
   endmodule
20
   'timescale 1ns/10ps
   module four_bit_2x1_mux_tb;
3
            reg[3:0] In_1;
4
            reg[3:0] In_0;
            reg Select;
6
            wire[3:0] Out;
8
            four_bit_2x1_mux test_2x1_mux(.In_1(In_1), .In_0(In_0), .Select(Select), .Out
10
            initial begin
11
            $dumpfile("four_bit_2x1_mux.vcd");
12
13
            $dumpvars;
14
                     for (integer select_int = 0; select_int < 2; select_int++) begin</pre>
15
                              Select = select_int;
16
                              for (integer In_1_int = 0; In_1_int < 16; In_1_int++) begin</pre>
17
                                       In_1 = In_1_int;
                                       for (integer In_0_int = 0; In_0_int < 16; In_0_int++)</pre>
19
                                                In_0 = In_0_int;
20
                                                #50;
21
                                       end
22
                              end
23
                     end
25
                     $finish;
26
27
            end
29
   endmodule
```

```
'timescale 1 ns/10 ps
  module full_adder_tb;
3
       reg A, B, Cin;
4
       wire S, Cout;
5
       full_adder test_full_adder(.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));
7
       initial begin
9
            $dumpfile("full_adder.vcd");
10
            $dumpvars;
11
12
            for (integer A_int = 0; A_int < 2; A_int++) begin</pre>
13
                 A = A_{int};
14
                 for (integer B_int = 0; B_int < 2; B_int++) begin</pre>
15
                     B = B_{int};
16
                     for (integer Cin_int = 0; Cin_int < 2; Cin_int++) begin</pre>
17
                          Cin = Cin_int;
18
                          #50;
19
                     end
20
                 end
^{21}
            end
22
       end
23
24
   endmodule
   'timescale 1 ns/10 ps
2
   module four_bit_rca_tb;
4
5
     reg[3:0] A, B;
     reg Cin;
6
7
     wire[3:0] S;
     wire Cout;
9
10
     integer A_int, B_int, Cin_int;
11
12
     four_bit_rca test_four_bit_rca(.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));
13
14
     initial begin
15
       $dumpfile("four_bit_rca.vcd");
16
       $dumpvars;
17
18
       for (Cin_int = 0; Cin_int < 2; Cin_int++) begin</pre>
19
          Cin = Cin_int;
20
          for (A_int = 0; A_int < 16; A_int++) begin</pre>
21
            A = A_{int};
22
```

```
for (B_int = 0; B_int < 16; B_int++) begin</pre>
23
               B = B_{int};
24
               #50;
25
            \quad \text{end} \quad
26
27
          end
        end
29
31
     end
33
   endmodule
   'timescale 1ns/1ps
   module four_bit_adder_subtractor_tb;
3
        reg[3:0] A, B;
4
        reg subtract;
5
        output [3:0] Result;
        output Cout;
        integer A_int, B_int, subtract_int;
10
11
        four_bit_adder_subtractor test_four_bit_adder_subtractor(.A(A), .B(B), .subtract(
12
13
14
        initial begin
15
            $dumpfile("four_bit_adder_subtractor.vcd");
16
            $dumpvars;
17
18
            for (subtract_int = 0; subtract_int < 2; subtract_int++) begin</pre>
19
                 subtract = subtract_int;
20
                 for (A_int = 0; A_int < 16; A_int++) begin</pre>
21
                      A = A_{int};
22
                      for (B_int = 0; B_int < 16; B_int++) begin</pre>
23
24
                          B = B_{int};
                           #50;
                      end
26
                 end
27
            end
28
30
        end
   endmodule
```

### 4 Results

Your explanations, results, screenshots...




Figure 1: Two's complement




Figure 2: 4-bit 2x1 multiplexer




Figure 3: 1-bit Full adder




Figure 4: Four bit RCA




Figure 5: 4-bit adder subtractor