# **Chapter 3 – Describing Logic Circuits**

**ELEVENTH EDITION** 

# Digital Systems

**Principles and Applications** 



Ronald J. Tocci

Monroe Community College

Neal S. Widmer

**Purdue University** 

**Gregory L. Moss** 

**Purdue University** 

#### **Chapter 3 Objectives**

- Selected areas covered in this chapter.
  - Operation of truth tables for AND, NAND, OR, and NOR gates, and the NOT (INVERTER) circuit.
  - Boolean expression for logic gates.
  - DeMorgan's theorems to simplify logic expressions.
  - Universal gates (NAND or NOR) to implement a circuit represented by a Boolean expression.
  - Concepts of active-LOW & active-HIGH logic signals.
  - Describing and measuring propagation delay time.
  - Differences between an HDL and a computer programming language.

#### 3-1 Boolean Constants and Variables

- Boolean algebra allows only two values—0 and 1.
  - Logic 0 can be: false, off, low, no, open switch.
  - Logic 1 can be: true, on, high, yes, closed switch.


Logic 0	Logic 1	
False	True	
Off	On	
LOW	HIGH	
No	Yes	
Open switch	Closed switch	

- The three basic logic operations:
  - OR, AND, and NOT.

#### **3-2 Truth Tables**


- A truth table describes the relationship between the input and output of a logic circuit.
- The number of entries corresponds to the number of inputs.
  - A 2-input table would have  $2^2 = 4$  entries.
  - A 3-input table would have  $2^3 = 8$  entries.

#### Examples of truth tables with 2, 3, and 4 inputs.



Α	В	C	X
0	0	0	0
0	0	1	1
0	1	0	1
0 0 1	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1
0,		No. Control	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

(b)



Α	В	C	D	X
0		0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
0 0 0 0 0 0 1 1 1 1 1 1 1 1	0 0 0 1 1 1 0 0 0 1 1 1 1	O 0 1 1 0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 1	0 0 0 1 1 0 0 0 1 0 0 0 1
		(-1		

#### 3-3 OR Operation With OR Gates

The Boolean expression for the OR operation is:

$$X = A + B$$
 — Read as "X equals A OR B"

The **+** sign does *not* stand for ordinary addition—it stands for the **OR** operation

 The OR operation is similar to addition, but when A = 1 and B = 1, the OR operation produces:

$$1 + 1 = 1$$
 not  $1 + 1 = 2$ 

In the Boolean expression x = 1 + 1 + 1 = 1...

x is true (1) when A is true (1) **OR** B is true (1) **OR** C is true (1)

#### 3-3 OR Operation With OR Gates


 An OR gate is a circuit with two or more inputs, whose output is equal to the OR combination of the inputs.

### Truth table/circuit symbol for a two input OR gate.

OR

A B X = A + B


O O O
O 1 1
1 1
1 0 1
1 1



#### 3-3 OR Operation With OR Gates

 An OR gate is a circuit with two or more inputs, whose output is equal to the OR combination of the inputs.


#### Truth table/circuit symbol for a three input OR gate.



Α	В	С	X = A + B + C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



# Example of the use of an OR gate in an alarm system.



#### **3-4 AND Operations with AND gates**

The AND operation is similar to multiplication:


$$X = A \cdot B \cdot C$$
 — Read as "X equals A AND B AND C"

The • sign does *not* stand for ordinary multiplication—it stands for the **AND** operation.

x is true (1) when A AND B AND C are true (1)

#### AND

Α	В	$x = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	*1




**Truth table** 

— Gate symbol.


#### 3-4 AND Operations with AND gates


### Truth table/circuit symbol for a three input AND gate.

Α	В	С	x = ABC
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



The AND symbol on a logiccircuit diagram tells you output will go HIGH *only* when *all* inputs are HIGH.





The OR symbol means the output will go HIGH when any input is HIGH.

# The Boolean expression for the NOT operation:

$$X = \overline{A}$$
 — Read as: "X equals **NOT** A"

The overbar represents the **NOT** operation.

$$A' = \overline{A}$$

Another indicator for inversion is the prime symbol (').

"X equals the inverse of A"

"X equals the complement of A"


### NOT

Α	$X = \overline{A}$
0	1
1	0

**NOT Truth Table** 


# C


# A NOT circuit—commonly called an INVERTER.



This circuit *always* has only a single input, and the out-put logic level is always *opposite* to the logic level of this input.

The INVERTER inverts (complements) the input signal at all points on the waveform.






Whenever the input = 0, output = 1, and vice versa.

# 6

## Typical application of the NOT gate.



This circuit provides an expression that is true when the button is not pressed.


## Summarized rules for OR, AND and NOT

OR
 AND
 NOT


 
$$0 + 0 = 0$$
 $0 \cdot 0 = 0$ 
 $\overline{0} = 1$ 
 $0 + 1 = 1$ 
 $0 \cdot 1 = 0$ 
 $\overline{1} = 0$ 
 $1 + 0 = 1$ 
 $1 \cdot 0 = 0$ 
 $1 + 1 = 1$ 
 $1 \cdot 1 = 1$ 

These three basic Boolean operations can describe any logic circuit.


 If an expression contains both AND and OR gates, the AND operation will be performed first.




Unless there is a parenthesis in the expression.




- Whenever an INVERTER is present, output is equivalent to input, with a bar over it.
  - Input A through an inverter equals A.



Further examples...




Further examples...




- Rules for evaluating a Boolean expression:
  - Perform all inversions of single terms.
  - Perform all operations within parenthesis.
  - Perform AND operation before an OR operation unless parenthesis indicate otherwise.
  - If an expression has a bar over it, perform operations inside the expression, and then invert the result.

- The best way to analyze a circuit made up of multiple logic gates is to use a truth table.
  - It allows you to analyze one gate or logic combination at a time.
  - It allows you to easily double-check your work.
  - When you are done, you have a table of tremendous benefit in troubleshooting the logic circuit.




 The first step after listing all input combinations is to create a column in the truth table for each intermediate signal (node).



Α	В	С	u= Ā	v= AB	w= BC	X= V+W
0	0	0	1		.1	
0	0	1	1			0.
0	1	0	1			900
0	1	1	1			\$ 662
1	0	0	0			
1	0	1	0			80). 45).
1	1	0	0		7) V	122
1	1	1	0			

Node *u* has been filled as the complement of *A* 


The next step is to fill in the values for column v.



Α	В	С	u= A	v= AB	w= BC	X= V+W
0	0	0	1	0		
0	0	1	1	0		
0	1	0	1	1		
0	1	1	1	1		
1	0	0	0	0		
1	0	1	0	0		
1	1	0	0	0		
1	1	1	0	0		

v = AB — Node v should be HIGH when A (node u) is HIGH **AND** B is HIGH


 The third step is to predict the values at node w which is the logical product of BC.



Α	В	С	u= A	v= AB	w= BC	X= V+W
0	0	0	1	0	0	
0	0	1	1	0	0	
0	1	0	1	1	0	
0	1	1	1	1	1	
1	0	0	0	0	0	
1	0	1	0	0	0	
1	1	0	0	0	0	
1	1	1	0	0	1	

This column is HIGH whenever B is HIGH AND C is HIGH

The final step is to logically combine columns v
and w to predict the output x.



Α	В	С	<u>u</u> = A	<u>v</u> = AB	w= BC	X= V+W
0	0	0	1	0	0	0
0	0	1	1	0	0	0
0	1	0	1	1	0	1
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	0	0	0	0
1	1	1	0	0	1	1

Since x = v + w, the x output will be HIGH when  $v \cdot \mathbf{OR} w$  is HIGH

- Output logic levels can be determined directly from a circuit diagram.
  - Output of each gate is noted until final output is found.
    - Technicians frequently use this method.





Table of logic state at each node of the circuit shown.

A	В	С	D	t = ABC	u = A + D	$v = \overline{A + D}$	x = tv
0	0	0	0	0	0	<b>i</b>	0
0	0	О	1	0	1	0	0
0	0	1	0	0	0	1	0
0	0	1	1	0	1	0	0
0	1	O	0	0	0	1	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	1	1
0	1	1	1	1	1	0	0
1	0	0	0	0	1	0	0
1	0	0	1	О	1	0	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	0	0
1	1	0	0	0	1	0	0
1	1	0	1	О	1	0	0
1	1	1	0	0	1	0	0
1	1	1	1	0	1	О	0


- It is important to be able to draw a logic circuit from a Boolean expression.
  - The expression X = A B C, could be drawn as a three input AND gate.
  - A circuit defined by  $X = A + \overline{B}$ , would use a two-input **OR** gate with an INVERTER on one of the inputs.

A circuit with output  $y = AC + B\overline{C} + \overline{ABC}$  contains three terms which are **OR**ed together.




...and requires a three-input **OR** gate.

- Each OR gate input is an AND product term,
  - An AND gate with appropriate inputs can be used to generate each of these terms.



# Circuit diagram to implement $x = (A + B) (\overline{B} + C)$




#### 3-9 NOR Gates and NAND Gates

- Combine basic AND, OR, and NOT operations.
  - Simplifying the writing of Boolean expressions
- Output of NAND and NOR gates may be found by determining the output of an AND or OR gate, and inverting it.
  - The truth tables for NOR and NAND gates show the complement of truth tables for OR and AND gates.

#### 3-9 NOR Gates and NAND Gates


- The NOR gate is an inverted OR gate.
  - An inversion "bubble" is placed at the output of the **OR** gate, making the Boolean output expression  $\mathbf{x} = \mathbf{A} + \mathbf{B}$



		OR	NOR
Α	В	A + B	A + B
0	0	0	1
0	1	1 1	0
1	0	1	0
1	1	1	0




# Output waveform of a **NOR** gate for the input waveforms shown here. –



#### 3-9 NOR Gates and NAND Gates


- The NAND gate is an inverted AND gate.
  - An inversion "bubble" is placed at the output of the **AND** gate, making the Boolean output expression  $x = \overline{AB}$



		AND	NAND
Α	В	AB	AB
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0




# Output waveform of a **NAND** gate for the input waveforms shown here. —



## C


Logic circuit with the expression  $x = AB \cdot (\overline{C} + \overline{D})$  using only **NOR** and **NAND** gates.






The theorems or laws that follow may represent an expression containing more than one variable.


#### 3-10 Boolean Theorems



Theorem (1) states that if any variable is ANDed with 0, the result must be 0.

Theorem (2) is also obvious by comparison with ordinary multiplication.







Prove Theorem (3) by trying each case.

If 
$$x = 0$$
, then  $0 \cdot 0 = 0$   
If  $x = 1$ , then  $1 \cdot 1 = 1$   
Thus,  $x \cdot x = x$ 

Theorem (4) can be proved in the same manner.




#### 3-10 Boolean Theorems




Theorem (5) is straightforward, as 0 *added* to anything does not affect value, either in regular addition or in OR addition.

Theorem (6) states that if any variable is ORed with 1, the is always 1.


Check values: 0 + 1 = 1 and 1 + 1 = 1.





Theorem (7) can be proved by checking for both values of x: 0 + 0 = 0 and 1 + 1 = 1.

Theorem (8) can be proved similarly.



#### **Multivariable Theorems**

#### **Commutative laws**

$$(9) x + y = y + x$$

$$(10) x \cdot y = y \cdot x$$

#### **Associative laws**

(11) 
$$x + (y + z) = (x + y) + z = x + y + z$$

$$(12) x(yz) = (xy)z = xyz$$

#### **Distributive law**

$$(13a) \quad x(y+z) = xy + xz$$

$$(13b) \quad (w + x)(y + z) = wy + xy + wz + xz$$

#### **Multivariable Theorems**

Theorems (14) and (15) do not have counterparts in ordinary algebra. Each can be proved by trying all possible cases for x and y.

(14) 
$$x + \underline{x}y = x$$

(15a)  $\underline{x} + xy = \underline{x} + y$ 

(15b)  $\underline{x} + xy = \underline{x} + y$ 

(15b)  $\underline{x} + xy = \underline{x} + y$ 

		x	у	ху	x + xy
+ xy = x(1 + y)	[using theorem (6)] [using theorem (2)]	0	0	0	0
$= x \cdot 1$		0	1	0	0
= x		1	0	0	1
		1	1	1	1

 DeMorgan's theorems are extremely useful in simplifying expressions in which a product or sum of variables is inverted.

$$(16) \quad (\overline{x+y}) = \overline{x} \cdot \overline{y}$$

Theorem (16) says inverting the OR sum of two variables is the same as inverting each variable individually, then ANDing the inverted variables.


$$(17) \quad (\overline{x \cdot y}) = \overline{x} + \overline{y}$$

Theorem (17) says inverting the AND product of two variables is the same as inverting each variable individually and then ORing them.


Each of DeMorgan's theorems can readily be proven by checking for all possible combinations of *x* and *y*.

## Equivalent circuits implied by Theorem (16)

$$(16) \quad (\overline{x+y}) = \overline{x} \cdot \overline{y}$$




The alternative symbol for the NOR function.




## C

## Equivalent circuits implied by Theorem (17)

$$(17) \quad (\overline{x \cdot y}) = \overline{x} + \overline{y}$$




The alternative symbol for the NAND function.




- NAND or NOR gates can be used to create the three basic logic expressions.
  - OR, AND, and INVERT.
    - Provides flexibility—very useful in logic circuit design.

# How combinations of NANDs or NORs are used to create the three logic functions.



It is possible, however, to implement any logic expression using only NAND gates and no other type of gate, as shown.

# How combinations of NANDs or NORs are used to create the three logic functions.




NOR gates can be arranged to implement any of the Boolean operations, as shown.


A logic circuit to generate a signal x, that will go HIGH whenever conditions A and B exist simultaneously, or whenever conditions C and D exist simultaneously.

The logic expression will be x = AB + CD.


Each of the TTL ICs shown here will fulfill the function. Each IC is a quad, with four identical gates on one chip

74LS00







### Possible Implementations # 1



## **Possible Implementations #2**




- To convert a standard symbol to an alternate:
  - Invert each input and output in standard symbols.
    - Add an inversion bubble where there are none.
    - Remove bubbles where they exist.



- Points regarding logic symbol equivalences:
  - The equivalences can be extended to gates with any number of inputs.
  - None of the standard symbols have bubbles on their inputs, and all the alternate symbols do.
  - Standard & alternate symbols for each gate represent the same physical circuit.
  - NAND and NOR gates are inverting gates.
    - Both the standard and the alternate symbols for each will have a bubble on either the input or the output.
  - AND and OR gates are noninverting gates.
    - The alternate symbols for each will have bubbles on both inputs and output.


- Active-HIGH an input/output has no inversion bubble.
- Active-LOW an input or output has an inversion bubble.

## Interpretation of the two **NAND** gate symbols.




Output goes LOW only when all inputs are HIGH.

(a)




Output is HIGH when any input is LOW.

## Interpretation of the two **OR** gate symbols.




Output goes HIGH when any input is HIGH.



Output goes LOW only when all inputs are LOW.

# Proper use of alternate gate symbols in the circuit diagram can make circuit operation much clearer.



Α	В	С	D	Z
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 0 1 1 1 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 1	1
1	1	1	1	Z 0 0 1 0 0 1 0 0 1 1 1 1

- When a logic signal is in the active state (HIGH or LOW) it is said to be asserted.
- When a logic signal is in the inactive state (HIGH or LOW) it is said to be unasserted.

A bar over a signal means asserted (active) LOW.

 $\overline{RD}$ 

Absence of a bar means asserted (active) HIGH

RD

- An output signal can have two active states, with an important function in the HIGH state, and another in the LOW state.
  - It is customary to label such signals so both active states are apparent.


A common example is the read/write signal.

# RD/WR

When this signal is HIGH, the read operation (RD) is performed; when it is LOW, the write operation  $(\overline{WR})$  is performed.


- When possible, choose gate symbols so bubble outputs are connected to bubble input.
  - Nonbubble outputs connected to nonbubble inputs.

# The logic circuit shown activates an alarm when output Z goes HIGH.



Modify the circuit diagram so it represents the circuit operation more effectively.

The NOR gate symbol should be changed to the alternate symbol with a nonbubble (active-HIGH) output to match the nonbubble input of AND gate 2.



The circuit now has nonbubble outputs connected to nonbubble inputs of gate 2.