# Práctica 6

Sensor de video y FPGA


#### OV7670

Array E	lement (VGA)	640 x 480	
	Digital Core	1.8VDC <u>+</u> 10%	
Power Supply	Analog	2.45V to 3.0V	
	I/O	1.7V to 3.0V	
Power	Active	TBD	
Requirements	Standby	< 20 µA	
Temperature	Operation	-30°C to 70°C	
Range	Stable Image	0°C to 50°C	
Output Formats (8-bit)		YUV/YCbCr 4:2:2	
		• RGB565/555	
		• GRB 4:2:2	
		Raw RGB Data	
Lens Size		1/6"	
Chief Ray Angle		24°	
Maximum Image		30 fps for VGA	
Transfer Rate			
	Sensitivity	1.1 V/Lux-sec	
	S/N Ratio	40 dB	
D	ynamic Range	TBD	
Scan Mode		Progressive	
Electronics Exposure		Up to 510:1 (for selected fps)	
Pixel Size		3.6 µm x 3.6 µm	
Dark Current		12 mV/s at 60°C	
Well Capacity		17 K e	
Image Area		2.36 mm x 1.76 mm	
Package Dimensions		3785 μm x 4235 μm	

**Tomado Datasheet** 

#### • OV7670

- High sensitivity for low-light operation
- Low operating voltage for embedded portable apps
- Standard SCCB interface compatible with I2C interface
- Supports VGA, CIF, and resolutions lower than CIF for RGB (GRB 4:2:2, RGB565/555), YUV (4:2:2) and YCbCr (4:2:2) formats
- VarioPixel<sup>®</sup> method for sub-sampling
- Automatic image control functions including:
   Automatic Exposure Control (AEC), Automatic Gain
   Control (AGC), Automatic White Balance (AWB),
   Automatic Band Filter (ABF), and Automatic
   Black-Level Calibration (ABLC)
- Image quality controls including color saturation, hue, gamma, sharpness (edge enhancement), and anti-blooming
- ISP includes noise reduction and defect correction
- Supports LED and flash strobe mode
- Supports scaling
- Lens shading correction
- Flicker (50/60 Hz) auto detection
- Saturation level auto adjust (UV adjust)
- Edge enhancement level auto adjust
- De-noise level auto adjust




Tomado Datasheet

### OV7670

Pin Number	Name	Pin Type	Function/Description	
A1	AVDD	Power	Analog power supply	
A2	SIO_D	I/O	SCCB serial interface data I/O	
A3	SIO_C	Input	SCCB serial interface clock input	
A4	D1 <sup>a</sup>	Output	YUV/RGB video component output bit[1]	
A5	D3	Output	YUV/RGB video component output bit[3]	
B1	PWDN	Input (0) <sup>b</sup>	Power Down Mode Selection 0: Normal mode 1: Power down mode	
B2	VREF2	Reference	Reference voltage - connect to ground using a 0.1 µF capacitor	
B3	AGND	Power	Analog ground	
B4	D0	Output	YUV/RGB video component output bit[0]	
B5	D2	Output	YUV/RGB video component output bit[2]	
Tomado Data	asheet			

Tomado Datasheet

C1	DVDD	Power	Power supply (+1.8 VDC) for digital logic core
C2	VREF1	Reference	Reference voltage - connect to ground using a 0.1 µF capacitor
D1	VSYNC	Output	Vertical sync output
D2	HREF	Output	HREF output
E1	PCLK	Output	Pixel clock output
E2	STROBE	Output	LED/strobe control output
E3	XCLK	Input	System clock input
E4	D7	Output	YUV/RGB video component output bit[7]
E5	D5	Output	YUV/RGB video component output bit[5]
F1	DOVDD	Power	Digital power supply for I/O (1.7V ~ 3.0V)
F2	RESET	Input (0)	Clears all registers and resets them to their default values.  0: Normal mode  1: Reset mode
F3	DOGND	Power	Digital ground
F4	D6	Output	YUV/RGB video component output bit[6]
F5	D4	Output	YUV/RGB video component output bit[4]








Figure 11 RGB 565 Output Timing Diagram





Table 5 Device Control Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description
00	GAIN	00	RW	AGC – Gain control gain setting  Bit[7:0]: AGC[7:0] (see VREF[7:6] (0x03) for AGC[9:8])  • Range: [00] to [FF]
01	BLUE	80	RW	AWB – Blue channel gain setting • Range: [00] to [FF]
02	RED	80	RW	AWB – Red channel gain setting • Range: [00] to [FF]
03	VREF	03	RW	Vertical Frame Control  Bit[7:6]: AGC[9:8] (see GAIN[7:0] (0x00) for AGC[7:0])  Bit[5:4]: Reserved  Bit[3:2]: VREF end low 2 bits (high 8 bits at VSTOP[7:0]  Bit[1:0]: VREF start low 2 bits (high 8 bits at VSTRT[7:0]
04	COM1	00	RW	Common Control 1  Bit[7]: Reserved  Bit[6]: CCIR656 format  0: Disable  1: Enable  Bit[5:2]: Reserved  Bit[1:0]: AEC low 2 LSB (see registers AECHH for AEC[15:10] and AECH for AEC[9:2])

#### Control de OV7670



Tomado de http://hamsterworks.co.nz/mediawiki/index.php/OV7670\_camera

#### Pines del sensor

#### The camera's interface



Full specs are in the datasheet 🗎 and in the implmentation guide 🗎

Signal	Usage	Active
3V3	3.3V power	
Gnd	Ground	
SIOC	Serial command bus clock (up to 400KHz)	
SIOD	Serial command bus data	
VSYNC	Vertical Sync	Active High, configurable
HREF	CE output for pixel sampling	Active High, configurable
PCLK	Pixel Clock	
XCLK	System clock (10-48MHz, 24MHz Typ)	
D0-D7	Pixel data	
RESET	Device Reset	Active Low
PWDN	Device Power Down	Active High

### ov7670\_top.vhd

```
-- Engineer: Mike Field <hamster@snap.net.nz>
-- Description: Top level for the OV7670 camera project.
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ov7670 top is
   Port (
     clk50
               : in
                         STD LOGIC;
     OV7670 SIOC : out STD LOGIC;
     OV7670 SIOD : inout STD LOGIC;
     OV7670 RESET : out STD LOGIC;
     OV7670 PWDN : out STD LOGIC;
     OV7670 VSYNC : in STD LOGIC;
     OV7670 HREF : in STD LOGIC;
     OV7670 PCLK : in STD LOGIC;
     OV7670 XCLK : out STD LOGIC;
     0V7670 D : in
                        STD LOGIC VECTOR(7 downto 0);
     LED
                         STD LOGIC VECTOR(7 downto 0);
                : out
     vga red
                : out STD LOGIC VECTOR(2 downto θ);
     vga green : out STD LOGIC VECTOR(2 downto 0);
     vga blue
                : out STD LOGIC VECTOR(2 downto 1);
     vga hsync : out
                        STD LOGIC;
               : out STD_LOGIC;
     vga vsync
                 : in
                         STD LOGIC
     btn
end ov7670 top;
```

### ov7670\_top.vhd

```
-- Engineer: Mike Field <hamster@snap.net.nz>
-- Description: Top level for the OV7670 camera project.
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ov7670 top is
   Port (
     clk50
               : in
                         STD LOGIC;
     OV7670 SIOC : out STD LOGIC;
     OV7670 SIOD : inout STD LOGIC;
     OV7670 RESET : out STD LOGIC;
     OV7670 PWDN : out STD LOGIC;
     OV7670 VSYNC : in STD LOGIC;
     OV7670 HREF : in STD LOGIC;
     OV7670 PCLK : in STD LOGIC;
     OV7670 XCLK : out STD LOGIC;
     0V7670 D : in
                        STD LOGIC VECTOR(7 downto 0);
     LED
                         STD LOGIC VECTOR(7 downto 0);
                : out
     vga red
                : out STD LOGIC VECTOR(2 downto θ);
     vga green : out STD LOGIC VECTOR(2 downto 0);
     vga blue
                : out STD LOGIC VECTOR(2 downto 1);
     vga hsync : out
                        STD LOGIC;
               : out STD_LOGIC;
     vga vsync
                 : in
                         STD LOGIC
     btn
end ov7670 top;
```

# ov7670\_controller.vhd

```
architecture Behavioral of ov7670 controller is
   COMPONENT ov7670 registers
  PORT (
     clk
              : IN std logic;
     advance : IN std logic;
     resend : in STD LOGIC;
     command : OUT std logic vector(15 downto 0);
     finished : OUT std logic
  END COMPONENT;
  COMPONENT i2c sender
  PORT(
     clk : IN std logic;
     send : IN std logic;
     taken : out std logic:
     id : IN std logic vector(7 downto 0);
     reg : IN std logic vector(7 downto 0);
     value : IN std logic vector(7 downto θ);
     siod : INOUT std logic;
     sioc : OUT std logic
     );
  END COMPONENT:
  signal sys clk : std logic := '0';
  signal command : std logic vector(15 downto 0);
  signal finished : std logic := '0';
  signal taken : std logic := '0';
  signal send
                  : std logic;
  constant camera address : std logic vector(7 downto 0) := x"42"
  config finished <= finished;
```

### ov7670\_controller.vhd

```
send <= not finished;
  Inst i2c sender: i2c sender PORT MAP(
    clk => clk,
    taken => taken,
    siod => siod.
    sioc => sioc,
    send => send,
    id => camera address,
    reg => command(15 downto 8),
    value => command(7 downto 0)
                      -- Normal mode
 pwdn <= '0';
  reset <= '1';
                              -- Power device up
  xclk <= svs clk;
  Inst ov7670 registers: ov7670 registers PORT MAP(
    clk
             => clk,
     advance => taken,
     command => command,
    finished => finished,
     resend => resend
  process(clk)
  begin
    if rising edge(clk) then
       sys clk <= not sys clk;
     end if;
  end process;
end Behavioral:
```

# ov7670\_registers.vhd

```
entity ov7670 registers is
   Port ( clk : in STD LOGIC;
          resend : in STD LOGIC;
          advance : in STD_LOGIC;
          command : out std logic vector(15 downto 0);
          finished : out STD LOGIC);
end ov7670 registers;
architecture Behavioral of ov7670 registers is
   signal sreg : std logic vector(15 downto 0);
  signal address : std logic vector(7 downto 0) := (others => '0');
begin
  command <= sreq;
  with sreg select finished <= 'l' when x"FFFF", '0' when others;
  process(clk)
   begin
     if rising edge(clk) then
        if resend = '1' then
            address <= (others => '0');
        elsif advance = '1' then
           address <= std logic vector(unsigned(address)+1);
        end if:
         case address is
           when x"00" => sreg <= x"1280"; -- COM7 Reset
           when x"01" => sreg <= x"1280"; -- COM7 Reset
           when x"02" => sreg <= x"1100"; -- CLKRC Prescaler - Fin/(1+1)
           when x"03" => sreg <= x"1204"; -- COM7 QIF + RGB output
           when x"04" => sreg <= x"0C04"; -- COM3 Lots of stuff, enable scaling, all others off
           when x"05" => sreg <= x"3E19"; -- COM14 PCLK scaling = 0
            when x"06" => sreg <= x"4010"; -- COM15 Full 0-255 output, RGB 565
           when x"07" => sreg <= x"3a04"; -- TSLB Set UV ordering, do not auto-reset window
           when x"08" => sreg <= x"8C00"; -- RGB444 Set RGB format
```

Tomado de http://hamsterworks.co.nz/mediawiki/index.php/OV7670\_camera

# ov7670\_capture.vhd

```
entity ov7670 capture is
    Port ( pclk : in STD LOGIC;
           vsync : in STD LOGIC;
           href : in STD LOGIC;
            d : in STD LOGIC VECTOR (7 downto 0);
            addr : out STD LOGIC VECTOR (18 downto 0);
           dout : out STD_LOGIC_VECTOR (11 downto 0);
           we : out STD LOGIC);
end ov7670 capture;
architecture Behavioral of ov7670 capture is
   signal d latch : std logic vector(15 downto \theta) := (others => '\theta');
   signal address : STD_LOGIC_VECTOR(18 downto 0) := (others => '0'); signal line : std_logic_vector(1 downto 0) := (others => '0');
   signal href last : std logic vector(6 downto 0) := (others => '0');
   signal we_reg : std_logic := '0';
signal href_hold : std_logic := '0';
   signal latched vsvnc : STD LOGIC := '0';
   signal latched href : STD LOGIC := '0';
   signal latched d : STD LOGIC VECTOR (7 downto θ) := (others => 'θ');
begin
   addr <= address;
   we <= we reg;
            <= d latch(15 downto 12) & d latch(10 downto 7) & d latch(4 downto 1);
```

•C

• O,

```
capture process: process(pclk)
   begin
      if rising edge(pclk) then
         if we reg = '1' then
            address <= std logic vector(unsigned(address)+1);
         -- This is a bit tricky href starts a pixel transfer that takes 3 cycles
                   Input
                          | state after clock tick
                   href
                            wr hold
                                        d latch
                                                          dout
                                                                              we address address next
         -- cycle -1 x
                                XX
                                        XXXXXXXXXXXXXX XXXXXXXXXX X
                                                                                     XXXX
                                        xxxxxxxxRRRRRGGG xxxxxxxxxxx x
         -- cvcle 0 1
                                x1
                                                                                     addr
                                                                            XXXX
         -- cycle 1 0
                                10
                                        RRRRRGGGGGBBBBB xxxxxxxxxxxx x
                                                                            addr
                                                                                     addr
         -- cycle 2 x
                                        GGGBBBBBxxxxxxxx RRRRGGGGBBBB 1
                                                                            addr
                                                                                     addr+1
         -- detect the rising edge on href - the start of the scan line
         if href hold = '0' and latched href = '1' then
            case line is
               when "00"
                           => line <= "01":
              when "01"
                         => line <= "10";
              when "10" => line <= "11";
               when others => line <= "00";
            end case;
         end if;
         href hold <= latched href;
         -- capturing the data from the camera, 12-bit RGB
         if latched href = '1' then
            d latch <= d latch( 7 downto 0) & latched d;</pre>
         end if;
         we reg <= '0';
         -- Is a new screen about to start (i.e. we have to restart capturing
         if latched vsvnc = '1' then
            address
                         <= (others => '0');
            href last
                         <= (others => '0');
                        <= (others => '0');
         else
            -- If not, set the write enable whenever we need to capture a pixel
            if href last(href last'high) = '1' then
               if line = "10" then
                  we reg <= '1';
               end if;
               href last <= (others => '0');
               href last <= href last(href last'high-1 downto 0) & latched href;</pre>
            end if;
         end if;
      end if;
      if falling edge(pclk) then
         latched d
         latched href <= href;
         latched vsync <= vsync;
      end if;
   end process;
end Behavioral:
```

Tomado de http://hamsterworks.co.nz/mediawiki/index.php/OV7670\_camera