# Four Bit Arithmetic And Logical Unit

\*A 4-bit ALU capable of performing 4 different arithmetic or logical operations using Quartus, implemented using Verilog HDL and verified by timing

diagram.

1st Shah Imran
ID:18301149
Group-5
Section-8
shah.imran@g.bracu.ac.bd

2<sup>nd</sup> Istiak Ahmed Alin *ID-19201087 Group-5*Section-8

istiak.ahmed.alin@g.bracu.ac.bd

3<sup>rd</sup>Sherajus Salehin *ID-19101311 Group-5*Section-8

sherajus.salehin@g.bracu.ac.bd

4<sup>th</sup> Moonami Sharmita Azad *ID-16201039 Group-5*section-8

moonami.sharmita.azad@g.bracu.ac.bd

5<sup>th</sup> Lamia Rahman

ID-14101225

Group-5
Section-8
lamia.rahman@g.bracu.ac.bd

6<sup>th</sup> Md.Muhtasim Hossain *ID-19101263 Group-5*Section-8

md.muhtasim.hossain@g.bracu.ac.bd

Abstract—The following 4-bit ALU (Arithmetic and Logical Unit) takes two 4 bit inputs and results in a 4-bit output with 3-bit flag output. Primarily, the first four pins take the first number in 4-bit binary form. Similarly, the second input pin takes the second number. Based on the opcode (provided by the next 3-bit inputs), output pins show the result of the selected operation. There are a total of 5 operable opcodes that perform reset, X-OR, ADD, XNOR & SUB. There are also 3 flags ZF, SF and CF that indicates whether the output is zero(ZF=1) or not, the sign is positive(SF=1) and whether the output has carry (CF=1) or not. The whole operation works at the positive edge of a given clock at pin 9.

The machine has multiple states for operating a single while the opcode is active. Apart from the idle state, Most operations require two sub-states (current and next) to fully perform the operation. Each sub-state is then divided into four parts to perform a bitwise operation.

Index Terms-4-bit, ALU, XOR, XNOR, SUM, SUB

## I. INTRODUCTION

Using the Verilog compiler we have built an ALU which can calculate 5 different operations and we could get time diagrams for different operations and the circuit through the RTL viewer.

#### A. ALU Part

An ALU ( Arithmetic-logic unit ) is a part of a CPU( Central Processing Unit) which carries out arithmetic and logic operations on the operands in computer instruction. In our project we are building an ALU which solves XOR,ADD,XNOR,SUB and Reset the problem when the operation is done.

Identify applicable funding agency here. If none, delete this.


Input: 2 inputs were taken which are A and B. They are 4-bit each.

Output: 1 output was taken which is C and it is 4-bit.

#### II. OPERATION DETAILS:


# A. Reset (000)

According to our project, If an operation is successfully done and the output was given, the Reset resistor will become zero(000) and start a new operation to operate.




# B. XOR(001)

By performing this operation in ALU, through input sending 1-bit each time it performs XOR operation and provides expected output. And after that it resets and returns to idle state.



## C. ADD(010)


According to this operation in ALU, through input sending 1-bit each time it if MSB becomes overflow 1 that means Carry Bit turns into 1 and the output will be provided accordingly.



# D. XNOR(011)


By performing this operation in ALU,through input sending 1-bit each time it

performs XNOR operation and provides expected output. And after that it resets and returns to idle state



## E. SUB(100)

According to this operation in ALU, sending 1-bit each time Alu will perform SUB operation and if output,C=000 then zero flag will turn into 1. If the sign flag turns into 1 then it is a negative number and if it is positive the sign flag will turn into 0 and our expected output will be provided.




#### F. FLAG details

These flags are 2-bit each.

- 1) Zero Flag (ZF): The zero flag is 1 when the output is 0.
  - 2) Sign Flag (SF): The sign flag is 1 when the output is 1.
- 3) Carry Flag(CF): The carry flag is 1 then the output carry is 1

## III. STATE DIAGRAM




IV. TIMING DIAGRAM

# A. XOR timing diagram


	Saster Time Box		18.475 ns	+ > Pointer:	90.0	G no	Interval	71.56 mz		Stat:	0 pc	End	0 pc	
-	Nane	Value 10.4	Оря	10.9 ro	20 Pre 18 475 ms	30.pm	4)	914	50.pro	60.pm		70.pm	80.9 ro	90.0 ro
. н	₽0 🖽 A	Al			1			[4]	_					
1		A												
٩la	P2 −4(2) P3 −4(1)	A												
. [	P4 -401	Ä												
	<b>2</b> 5 ⊞ 8	AI						[3]						
1	₱6 —8(3) ₱7 —8(2)	A	_						_					-
1	p-8 —E(1)	A							-					-
1	≱9 Le(t) ≱10 ⊞ C	A			-									
1	911 Hon	A)						50000000	_			10	_	-
•	±12 − Q2]		200000000000000000000000000000000000000		**********	***********	0000							
1	913 -Q11 914 -Q11	A) A												
4	⊋15 CF	Â		***********										
•	916 SF 917 ZF	٨											_	
- 17	9-18 ch	A	$\vdash$		_	_	_		_	$\overline{}$				_
- 17	≥19 🖃 opCode	Al				(1)								
	₽-20e(2)	A		_					_				_	_
1	≥21 ≥22e(1)	Â		_					_					_
ľ														
П														

#### B. XNOR timing diagram



## C. SUM timing diagram

Mo	oter Time Bar:		18.475 m		Pointer		54.44 m		Interval	35.97	10	Start	0 ps		End	0 ps	
Γ	None	Val. 18.4	Орс	10,0 ns	10	20.0 ns 3.475 ns	x	LO na	41	ipns	50,0 ns	6	0.9 ns	70.9 ns		80.pns	30 p n
2000	1 -A	2) A									15]						
000	-4 L <sub>A</sub> -5 ⊞ B -6 ⊢0	A (0 A (6)									[1]						
000000	-8 -81 -9 E C	1) A 0) A		[3]		191	X	21	X	5 ×				[14]			
00000	112 - CI 113 - CI	20 A 11 A	00000000		000000000	0.0000000											
9 9 8		A A						1			_			_			
9000	20	621 A 611 A						(4)									



## V. CONCLUSION

By solving this problem using the Verilog compiler we have built an ALU and simulated a code which could compile 5 different by taking 2 4-bit input and it also can 3 different flags which can show sign, carry and the output is zero or not. The project is like a calculator which could operate according to the user and shows a timing diagram to explain the process. To explain furthermore , RTL inverter shows how this circuit was built and how it instructs and its process.

## VI. APPENDIX

module  $\operatorname{Final}_A LU(clk, opCode, A, B, C, CF, ZF, SF);$  input clk; input [2:0] opCode; input [3:0] A; input [3:0] B; //output wire [3:0] R; output reg [3:0] C; output reg CF, SF, ZF;

reg cin, cout; [2:0]current state. / reg parameter  $idle_s tate$  $3'b000, XOR_state$  $3'b001, SUM_state$  $3'b010, XNOR_state$  $3'b011, SUB_state$  $3'b100, and_state$  $3'b101; //parameter and 2_S0$  $3'b000, and 2_S 1$ 3'b001,  $and2_S2 = 3'b010$ ,  $and2_S3 = 3'b011$ ,  $and2_S4$  $3'b100; parameter XOR_S0$  $3'b000, XOR_{S}1$ = $3'b001, XOR_S2 = 3'b010, XOR_S3 = 3'b011, XOR_S4 =$  $3'b100; parameter XNOR_S0 =$  $3'b000, XNOR_S1$  $3'b001, XNOR_S2$  $3'b010, XNOR_S3$  $3'b011, XNOR_S4$  $3'b100; parameter SUM_S0$  $3'b000, SUM_S1 = 3'b001, SUM_S2 = 3'b010, SUM_S3 =$  $3'b011, SUM_S4$  $3'b100; parameter SUB_S0$  $3'b000, SUB_S1 = 3'b001, SUB_S2 = 3'b010, SUB_S3 =$  $3'b011, SUB_S4 = 3'b100;$ 

// State inside state transition logic (Bitwise AND operartion) always @(posedge clk) begin

if (opCode ==  $idle_s tate$ )

begin /\* To do idle state\*/ end

if (opCode  $== XOR_s tate$ )

begin  $XOR_c urrent_s tate = XOR_n ext_s tate; case(XOR_c urrent_s tate)XOR_S0 : XOR_n ext_s tate = XOR_S1; XOR_S1 : XOR_n ext_s tate = XOR_S2; XOR_S2 : XOR_n ext_s tate = XOR_S3; XOR_S3 :$ 

 $XOR_n ext_s tate = XOR_S 4; XOR_S 4 : XOR_n ext_s tate =$  $XOR_S0$ ; endcaseend if  $(opCode == XNOR_s tate) begin XNOR_c urrent_s tate =$  $XNOR_n ext_s tate; case(XNOR_c urrent_s tate)XNOR_S 0$  $XNOR_next_state$  $XNOR_S1; XNOR_S1$  $XNOR_n ext_s tate$  $XNOR_S2; XNOR_S2$  $XNOR_n ext_state$  $XNOR_S3; XNOR_S3$  $XNOR_n ext_s tate$  $XNOR_S4; XNOR_S4$ = $\overline{XNOR_next_state} = XNOR_S0; endcase end$ if  $(opCode == SUM_state)beginSUM_current_state$  $SUM_next_state; case(SUM_current_state)SUM_S0$  $SUM_next_state = SUM_S1; SUM_S1 : SUM_next_state =$  $SUM_S2; SUM_S2 : SUM_next_state = SUM_S3; SUM_S3 :$  $SUM_next_state = SUM_S4; SUM_S4 : SUM_next_state =$  $SUM_S0$ ; endcaseend if  $(opCode == SUB_state)beginSUB_current_state$  $SUB_n ext_s tate; case(SUB_c urrent_s tate)SUB_S 0$  $SUB_n ext_s tate = SUB_S1; SUB_S1 : SUB_n ext_s tate$  $SUB_S2; SUB_S2 : SUB_next_state = SUB_S3; SUB_S3 :$  $SUB_n ext_s tate = SUB_S 4; SUB_S 4 : SUB_n ext_s tate$  $SUB_S0$ ; endcaseend

/\*if (opCode == and\_state)beginand\_current\_state = and\_next\_state; case(and\_current\_state)and2\_S0 : and\_next\_state = and2\_S1; and2\_S1 : and\_next\_state = and2\_S2; and2\_S2 : and\_next\_state = and2\_S3; and2\_S3 : and\_next\_state = and2\_S4; and2\_S4 : and\_next\_state = and2\_S0; endcaseend \* /

end

The state of the

 $\begin{array}{lll} \text{In (opcode $=-$ ANOR_s tate) ctase ($NNOR_c tare the state) // $NOR_s tare $]} & C & = 0; XNOR_s 1 : C[0] & = (A[0]^B[0]); XNOR_s 2 : \\ C[1] & = (A[1]^B[1]); XNOR_s 3 : \\ C[2] & = (A[2]^B[2]); XNOR_s 4 : C[3] & = (A[3]^B[3]); end case \\ & \text{if (opCode} & == & \text{SUM}_s tate) cin & = \\ 0; case (SUM_c urrent_s tate) SUM_s 1 : & if (cin & == \\ 0) begin C[0] & = A[0]^B[0]^c in; cout & = ((A[0]B[0])) (cin * \\ (A[0]B[0]))); cin & = cout; end \\ & \text{SUM}_s 2 : & if (cin & == 0) begin C[1] & = \\ \end{array}$ 

 $A[1]^B[1]^c in; cout$ ((A[1]B[1])|(cin(A[1]B[1])); cincout; endelsebeginC[1] $A[1]^{B}[1]^{c}in; cout = ((A[1]B[1])|(cin * (A[1]B[1]))); cin =$  $cout; endSUM_S3$ if(cin0)beginC[2] $A[2]^B[2]^c in; cout$ ((A[2]B[2])|(cin(A[2]B[2])); cincout; endelsebeginC[2] $A[2]^{B}[2]^{c}in; cout = ((A[2]B[2])|(cin * (A[2]B[2]))); cin =$  $cout; endSUM_S4$ if(cin== 0)beginC[3] $A[3]^{B}[3]^{c}in; cout = ((A[3]B[3])|(cin * (A[3]B[3]))); cin =$ cout; endelse begin C[3] $A[3]^B[3]^cin; cout$ =((A[3]B[3])|(cin\*(A[3]B[3]))); cin = cout; endendcase

```
\label{eq:continuous_state} \begin{substate} //if(opCode == SUB_state)//case(SUB_current_state)/ * \\ TodoSubstate * ///endcase \\ /*if(opCode == and_state)case(and_current_state)//and2_S0: \\ C = 0; and2_S1: C[0] = A[0]B[0]; and2_S2: C[1] = \\ A[1]B[1]; and2_S3: C[2] = A[2]B[2]; and2_S4: C[3] = \\ A[3]B[3]; endcase * / \\ end \\ endmodule \end{substate}
```