```
Code:
```

```
module alu(clk, a, b, c, opcode, zf, sf, cf); input clk;
input [3:0] a, b;
output reg [3:0] c;
input [2:0] opcode;
output reg zf, sf, cf;
reg [1:0] bit state, temp sum;
reg temp_add_carry, temp_sub_carry;
parameter [3:0] opcode_reset = 3'b000, opcode_xor = 3'b001,
                                                                                         opcode_add = 3'b010,
                                                                                         opcode_and = 3'b011,
                                                                                         opcode sub = 3'b100;
parameter [1:0] bit_state_0 = 2'b00,
                                                                                         bit state 1 = 2'b01,
                                                                                         bit state 2 = 2'b10,
                                                                                         bit_state_3 = 2'b11;
parameter bit_0 = 1'b0, bit_1 = 1'b1;
parameter [1:0] bit_10 = 2'b10,
                                                                                         bit_11 = 2'b11;
always @(posedge clk)
begin
  if (opcode == opcode_reset)
  begin
         bit state = bit state 0;
  end
  else
  begin
         case(opcode)
                                 opcode xor: if(bit state == bit state 0) begin
                                                                                     c[0] = a[0] \wedge b[0];
                                                 bit state = bit state 1;
          end
          else if(bit_state == bit_state_1)
         begin
              c[1] = a[1] ^ b[1];
               bit_state = bit_state_2;
         end
            else if(bit state == bit state 2)
```

```
c[2] = a[2] \wedge b[2];
              bit_state = bit_state_3;
         end
         else if(bit state == bit state 3)
        begin
               c[3] = a[3] ^ b[3];
              if (c[3] == bit 1) sf = bit 1;
              else sf = bit 0;
              cf = bit_0;
                      if(c[0] == bit_0 \&\& c[1] == bit_0 \&\&
                      c[2] == bit \ 0 \&\& \ c[3] == bit \ 0) \ zf = bit \ 1; else \ zf = bit \ 0;
                                    bit state = bit state 0;
                                            end
  opcode add: if(bit state == bit state 0;
                begin
         temp_sum = a[0] + b[0];
       if (temp sum == bit 10)
begin
            c[0] = bit_0;
temp add carry = bit 1;
             end
                   else if (temp_sum == bit_11)
             begin
             c[0] = bit 1;
temp_add_carry = bit_1;
              end
              else
begin
  c[0] = temp_sum;
temp_add_carry = bit_0;
  end
  bit_state = bit_state_1;
  end
 else if(bit state == bit state 1)
 begin
  temp_sum = a[1] + b[1] + temp_add_carry; if (temp_sum == bit_10)
  begin
  c[1] = bit_0;
```

begin

```
temp add carry = bit 1;
  end
  else if (temp_sum == bit_11)
 begin
  c[1] = bit_1;
temp_add_carry = bit_1;
  end
 else
 begin
  c[1] = temp_sum;
temp add carry = bit 0;
  end
 bit state = bit state 2;
  end
  else if(bit state == bit state 2)
 temp\_sum = a[2] + b[2] + temp\_add\_carry; if (temp\_sum == bit\_10)
 begin
  c[2] = bit 0;
temp_add_carry = bit_1;
  end
  else if (temp_sum == bit_11)
 begin
  c[2] = bit 1;
temp_add_carry = bit_1;
end
else
begin
c[2] = temp_sum;
temp_add_carry = bit_0;
end
bit_state = bit_state_3;
end
else if(bit state == bit state 3)
begin
temp sum = a[3] + b[3] + temp add carry; if (temp sum == bit 10)
begin
c[3] = bit 0;
temp add carry = bit 1;
end
else if (temp_sum == bit_11)
```

```
begin
   c[3] = bit 1;
   temp add_carry = bit_1;
   end
   else
   begin
   c[3] = temp_sum;
   temp_add_carry = bit_0;
   end
   if (c[3] == bit 1) sf = bit 1;
   else sf = bit 0;
   if (temp_add_carry == bit_1) cf = bit_1; else cf = bit_0;
   if (c[0] == bit \ 0 \&\& \ c[1] == bit \ 0 \&\& \ c[2] == bit \ 0 \&\& \ c[3] == bit \ 0) \ zf = bit \ 1;
   else zf = bit 0;
   bit_state = bit_state_0;
   end
   opcode and: if(bit state == bit state 0) begin
   c[0] = a[0] & b[0];
   bit_state = bit_state_1;
    end
   else if(bit state == bit state 1)
   begin
   c[1] = a[1] & b[1];
   bit state = bit_state_2;
   end
   else if(bit_state == bit_state_2)
   begin
   c[2] = a[2] & b[2];
   bit state = bit state 3;
   end
   else if(bit state == bit state 3)
   begin
    c[3] = a[3] & b[3];
   if(c[3] == bit_1) sf = bit_1;
   else sf = bit 0;
   cf = bit 0;
   if (c[0] == bit \ 0 \&\& \ c[1] == bit \ 0 \&\& \ c[2] == bit \ 0 \&\& \ c[3] == bit \ 0) \ zf = bit \ 1;
   else zf = bit 0;
   bit_state = bit_state_0;
   end
opcode sub: if(bit state == bit state 0)
begin
```

```
c[0] = a[0] ^ b[0];
if (a[0] == bit \ 0 \&\& \ b[0] == bit \ 1) temp sub carry = bit 1;
else temp sub carry = bit 0;
bit state = bit state 1;
end
else if(bit state == bit state 1)
if (temp_sub_carry == bit_1) c[1] = \sim (a[1] \land b[1]); else c[1] = a[1] \land b[1];
if (a[1] == bit 0 && b[1] == bit_1) temp_sub_carry = bit_1;
else temp sub carry = bit 0;
bit_state = bit_state_2;
end
else if(bit state == bit state 2)
begin
if (temp sub carry == bit 1) c[2] = \sim (a[2] \land b[2]); else c[2] = a[2] \land b[2];
if (a[2] == bit \ 0 \&\& \ b[2] == bit \ 1) temp sub carry = bit 1;
else temp sub carry = bit 0;
bit_state = bit_state_3;
end
  else if(bit state == bit state 3)
  if (temp sub carry == bit 1) c[3] = \sim (a[3] \land b[3]); else c[3] = a[3] \land b[3];
  if (a[3] == bit \ 0 \&\& \ b[3] == bit \ 1) temp sub carry = bit 1;
  else temp sub carry = bit 0;
  if (c[3] == bit 1) sf = bit 1;
  else sf = bit 0;
  if (temp sub carry == bit 1) cf = bit 1;
  else cf = bit 0;
  if (c[0] == bit \ 0 \&\& \ c[1] == bit \ 0 \&\& \ c[2] == bit \ 0 \&\& \ c[3] == bit \ 0) \ zf = bit \ 1;
  else zf = bit 0;
  bit state = bit state 0;
  end
  endcase
   end
  end
  endmodule
```