

Four Bit Arithmetic And Logical Unit

* A 4-bit ALU capable of performing 4 different arithmetic or logical operations using Quartus, implemented using Verilog HDL and verified by timing

diagram.

1st Shah Imran
ID:18301149
Group-5
Section-8
shah.imran@g.bracu.ac.bd

2nd Istiak Ahmed Alin
ID-19201087
Group-5
Section-8
istiak.ahmed.alin@g.bracu.ac.bd

3rd Sherajus Salehin
ID-19101311
Group-5
Section-8
sherajus.salehin@g.bracu.ac.bd

4th Moonami Sharmita Azad
ID-16201039
Group-5
section-8
moonami.sharmita.azad@g.bracu.ac.bd

5th Lamia Rahman
ID-14101225
Group-5
Section-8
lamia.rahman@g.bracu.ac.bd

6th Md.Muhtasim Hossain
ID-19101263
Group-5
Section-8
md.muhtasim.hossain@g.bracu.ac.bd

Abstract—The following 4-bit ALU (Arithmetic and Logical Unit) takes two 4 bit inputs and results in a 4-bit output with 3-bit flag output. Primarily, the first four pins take the first number in 4-bit binary form. Similarly, the second input pin takes the second number. Based on the opcode (provided by the next 3-bit inputs), output pins show the result of the selected operation. There are a total of 5 operable opcodes that perform reset, XOR, ADD, XNOR & SUB. There are also 3 flags ZF, SF and CF that indicates whether the output is zero(ZF=1) or not, the sign is positive(SF=1) and whether the output has carry (CF=1) or not. The whole operation works at the positive edge of a given clock at pin 9.

The machine has multiple states for operating a single while the opcode is active. Apart from the idle state, Most operations require two sub-states (current and next) to fully perform the operation. Each sub-state is then divided into four parts to perform a bitwise operation.

Index Terms—4-bit, ALU, XOR, XNOR, SUM, SUB

I. INTRODUCTION

Using the Verilog compiler we have built an ALU which can calculate 5 different operations and we could get time diagrams for different operations and the circuit through the RTL viewer.

A. ALU Part

An ALU (Arithmetic-logic unit) is a part of a CPU(Central Processing Unit) which carries out arithmetic and logic operations on the operands in computer instruction. In our project we are building an ALU which solves XOR,ADD,XNOR,SUB and Reset the problem when the operation is done.

Identify applicable funding agency here. If none, delete this.


Input: 2 inputs were taken which are A and B. They are 4-bit each.

Output : 1 output was taken which is C and it is 4-bit.

II. OPERATION DETAILS:


A. Reset (000)

According to our project, If an operation is successfully done and the output was given, the Reset resistor will become zero(000) and start a new operation to operate.




B. XOR(001)

By performing this operation in ALU, through input sending 1-bit each time it performs XOR operation and provides expected output. And after that it resets and returns to idle state.



C. ADD(010)


According to this operation in ALU, through input sending 1-bit each time it if MSB becomes overflow 1 that means Carry Bit turns into 1 and the output will be provided accordingly.



D. XNOR(011)


By performing this operation in ALU, through input sending 1-bit each time it

performs XNOR operation and provides expected output. And after that it resets and returns to idle state



E. SUB(100)

According to this operation in ALU, sending 1-bit each time Alu will perform SUB operation and if output, C=000 then zero flag will turn into 1. If the sign flag turns into 1 then it is a negative number and if it is positive the sign flag will turn into 0 and our expected output will be provided.




F. FLAG details

These flags are 2-bit each.


- 1) **Zero Flag (ZF):** The zero flag is 1 when the output is 0.
- 2) **Sign Flag (SF):** The sign flag is 1 when the output is 1.
- 3) **Carry Flag (CF):** The carry flag is 1 then the output carry is 1

III. STATE DIAGRAM




IV. TIMING DIAGRAM


A. XOR timing diagram




B. XNOR timing diagram



C. SUM timing diagram



D. SUB timing diagram



V. CONCLUSION

By solving this problem using the Verilog compiler we have built an ALU and simulated a code which could compile 5 different by taking 2 4-bit input and it also can 3 different flags which can show sign, carry and the output is zero or not. The project is like a calculator which could operate according to the user and shows a timing diagram to explain the process. To explain furthermore , RTL inverter shows how this circuit was built and how it instructs and its process.

VI. APPENDIX

```

module Final $ALU(clk, opCode, A, B, C, CF, ZF, SF)$ ;
input clk; input [2:0] opCode; input [3:0] A; input [3:0] B;
//output wire [3:0] R; output reg [3:0] C; output reg CF, SF,
ZF;

reg cin, cout;

reg [2:0] current $_{state}$ , / *
and $_{current_{state}}$ , and $_{next_{state}}$ , */XOR $_{current_{state}}$ , XOR $_{next_{state}}$ 
parameter idle $_{state}$  = 3'b000, XOR $_{state}$  = 3'b001, SUM $_{state}$  = 3'b010, XNOR $_{state}$  = 3'b011, SUB $_{state}$  = 3'b100, and $_{state}$  = 3'b101; //parameter and $_{2S0}$  = 3'b000, and $_{2S1}$  = 3'b001, and $_{2S2}$  = 3'b010, and $_{2S3}$  = 3'b011, and $_{2S4}$  = 3'b100; parameter XOR $_{S0}$  = 3'b000, XOR $_{S1}$  = 3'b001, XOR $_{S2}$  = 3'b010, XOR $_{S3}$  = 3'b011, XOR $_{S4}$  = 3'b100; parameter XNOR $_{S0}$  = 3'b000, XNOR $_{S1}$  = 3'b001, XNOR $_{S2}$  = 3'b010, XNOR $_{S3}$  = 3'b011, XNOR $_{S4}$  = 3'b100; parameter SUM $_{S0}$  = 3'b001, SUM $_{S1}$  = 3'b001, SUM $_{S2}$  = 3'b010, SUM $_{S3}$  = 3'b011, SUM $_{S4}$  = 3'b100; parameter SUB $_{S0}$  = 3'b000, SUB $_{S1}$  = 3'b001, SUB $_{S2}$  = 3'b010, SUB $_{S3}$  = 3'b011, SUB $_{S4}$  = 3'b100;

// State inside state transition logic (Bitwise AND operation) always @(posedge clk) begin
if (opCode == idle $_{state}$ )
begin /* To do idle state*/ end
if (opCode == XOR $_{state}$ )
begin
XOR $_{current_{state}}$  = XOR $_{next_{state}}$ ; case(XOR $_{current_{state}}$ ) XOR $_{S0}$  : XOR $_{next_{state}}$  = XOR $_{S1}$ ; XOR $_{S1}$  : XOR $_{next_{state}}$  = XOR $_{S2}$ ; XOR $_{S2}$  : XOR $_{next_{state}}$  = XOR $_{S3}$ ; XOR $_{S3}$  :

```

```

XORnextsstate = XORS4; XORS4 : XORnextsstate =
XORS0; endcaseend
    if (opCode == XNORsstate)beginXNORccurrentsstate =
XNORnextsstate; case(XNORccurrentsstate)XNORS0 :
XNORnextsstate = XNORS1; XNORS1 :
XNORnextsstate = XNORS2; XNORS2 :
XNORnextsstate = XNORS3; XNORS3 :
XNORnextsstate = XNORS4; XNORS4 :
XNORnextsstate = XORS0; endcaseend
    if (opCode == SUMsstate)beginSUMccurrentsstate =
SUMnextsstate; case(SUMccurrentsstate)SUMS0 :
SUMnextsstate = SUMS1; SUMS1 : SUMnextsstate =
SUMS2; SUMS2 : SUMnextsstate = SUMS3; SUMS3 :
SUMnextsstate = SUMS4; SUMS4 : SUMnextsstate =
SUMS0; endcaseend
    if (opCode == SUBsstate)beginSUBccurrentsstate =
SUBnextsstate; case(SUBccurrentsstate)SUBS0 :
SUBnextsstate = SUBS1; SUBS1 : SUBnextsstate =
SUBS2; SUBS2 : SUBnextsstate = SUBS3; SUBS3 :
SUBnextsstate = SUBS4; SUBS4 : SUBnextsstate =
SUBS0; endcaseend
    /*if (opCode == andsstate)beginandccurrentsstate =
andnextsstate; case(andccurrentsstate)andS0 :
andnextsstate = andS1; andS1 : andnextsstate =
andS2; andS2 : andnextsstate = andS3; andS3 :
andnextsstate = andS4; andS4 : andnextsstate =
andS0; endcaseend */
end
//Output logic based on states
(Bitwise AND operation) always
@ (XORccurrentsstate|XNORccurrentsstate|SUMccurrentsstate)beginif
XORsstate|XNORsstate|SUMsstate|SUBsstate|andsstate|XORS0 :
0; XORS1 : C[0] = A[0]B[0]; XORS2 : C[1] =
A[1]B[1]; XORS3 : C[2] = A[2]B[2]; XORS4 : C[3] =
A[3]B[3]; endcase
    if (opCode == XNORsstate)case(XNORccurrentsstate)//XORS0 :
C = 0; XNORS1 : C[0] = (A[0]B[0]); XNORS2 :
C[1] = (A[1]B[1]); XNORS3 :
C[2] = (A[2]B[2]); XNORS4 : C[3] = (A[3]B[3]); endcase
    if (opCode == SUMsstate)cin =
0; case(SUMccurrentsstate)SUMS1 : if (cin ==
0)beginC[0] = A[0]B[0]cin; cout = ((A[0]B[0])|(cin *
(A[0]B[0]))); cin = cout; end
SUMS2 : if (cin == 0)beginC[1] =
A[1]B[1]cin; cout = ((A[1]B[1])|(cin *
(A[1]B[1]))); cin = cout; endelsebeginC[1] =
A[1]B[1]cin; cout = ((A[1]B[1])|(cin * (A[1]B[1]))); cin =
cout; endSUMS3 : if (cin == 0)beginC[2] =
A[2]B[2]cin; cout = ((A[2]B[2])|(cin *
(A[2]B[2]))); cin = cout; endelsebeginC[2] =
A[2]B[2]cin; cout = ((A[2]B[2])|(cin * (A[2]B[2]))); cin =
cout; endSUMS4 : if (cin == 0)beginC[3] =
A[3]B[3]cin; cout = ((A[3]B[3])|(cin * (A[3]B[3]))); cin =
cout; endelsebeginC[3] =
A[3]B[3]cin; cout =
((A[3]B[3])|(cin * (A[3]B[3]))); cin = cout; endendcase

```

```

    //if(opCode == SUBstate)//case(SUBcurrentstate)/ *
    TodoSubstate * ///endcase
    /*if(opCode == andstate)case(andcurrentstate)//and2S0 :
    C = 0;and2S1 : C[0] = A[0]B[0];and2S2 : C[1] =
    A[1]B[1];and2S3 : C[2] = A[2]B[2];and2S4 : C[3] =
    A[3]B[3];endcase * /
    end
    endmodule

```