Retraining

# Energy-Efficient Al Accelerator for On-Device Training

Zih-Sing Fu and Chia-Hsiang Yang National Taiwan University

#### **Research Overview**

#### **❖** Motivation

Energy-efficient AI accelerator for on-device training

#### Challenges & Analyzed Techniques

- ☐ Training requires large computation
  - → Exploiting sparsity in data to skip zero MAC
- ☐ Training requires large data dynamic range
  - → Selecting appropriate data type for training
- Training requires large external memory access (EMA) [1]
  - → Reducing EMA with compression

## **Large Dataset**

Pre-trained light

weight model

Cloud Platform

- Mixed-precision MAC [2] Low precision at inference [5]
- ❖ Data → FP8/FP16 tensors ❖ Inference: INT4 / INT2


Design Goal: Neural network training for edge device

**Edge Device** 

**User Data** 


Inference


x2 throughput for PF8 Training: FP16 / Hybrid-FP8



### **Sparsity Exploitation**

- Training complexity >> inference complexity
- Utilize sparsity-aware architecture to reduce computation
  - ❖ [2,3] exploits sparsity of activations and errors
  - ❖ [4] exploits sparsity of activations and weights
- Sparsity appears in all stages in neural network training
  - Activations and errors: ReLU
  - Weights and gradients: Pruning







Sparsity that can be exploited in neural network training

## **Data Compression**


**Data Type for Training** 

- Run-length encoding
- Binary-mask scheme
- CR related to distribution
- CR indep. of distribution
- Skip-idx width hard to decide ❖ 65% EMA↓ at training





## **Chip Layout & Performance**



- [1] T.-J. Yang et al., "Designing energy-efficient convolutional neural networks using energy-aware pruning," CVPR, June 2017.
- [2] J. Lee et al., "LNPU: A 25.3 TFLOPS/W sparse deep-neural-network learning processor with fine-grained mixed precision of FP8-FP16," ISSCC, Feb. 2019.
- [3] S. Kang et al., "7.4 GANPU: A 135TFLOPS/W multi-DNN training processor for GANs with speculative dual-sparsity exploitation," ISSCC, Feb. 2020.
- [4] Y. Yu et al., "SPRING: A Sparsity-Aware Reduced-Precision Monolithic 3D CNN Accelerator Architecture for Training and Inference," IEEE Transactions on Emerging Topics in Computing, 2020.
- [5] A. Agrawal et al., "A 7nm 4-Core Al Chip with 25.6TFLOPS Hybrid FP8 Training, 102.4TOPS INT4 Inference and Workload-Aware Throttling," ISSCC, Feb. 2021.