
## Design Graph LAB3

Advanced CPU architecture and Hardware Accelerators Lab

Itamar Meir 208536888 Ofir Arye 205679756

25/6/24

## FSM:



## States controls:

STATE		output														
		IRin	Pcin	Pcsel	RFaddr	RFout	RFin	OPC	Ain	Cin	Cout	lmm1_in	lmm2_in	Mem_in	Mem_ou	t Mem_wr
reset		0	0	0	0	0	0	0000	0	0	0	0	0	0	0	0
Fetch	State 0	1	1	10	0	0	0	0000	0	0	0	0	0	0	0	0
Decode	State 1	0	0	0	IR<74>	1	0	0000	1	0	0	0	0	0	0	0
Rtype	State 2	0	0	0	IR<30>	1	0	IR<1512>	0	1	0	0	0	0	0	0
	State 3	0	0	0	IR<118>	0	1	0000	0	0	1	0	0	0	0	0
Itype	State 4	0	0	0	0	0	0	IR<1512>	0	1	0	0	1	0	0	0
	State 5	0	0	0	0	0	0	0000	0	0	1	0	0	1	0	0
	State 6	0	0	0	IR<118>	0	1	0000	0	0	0	0	0	0	1	0
	State 7	0	0	0	IR<118>	1	0	0000	0	0	0	0	0	0	0	1
	State 8	0	0	0	IR<118>	0	1	0000	0	0	0	1	0	0	0	0
Jtype	State 9	0	0	01	0	0	0	0000	0	0	0	0	0	0	0	0