REV	DESCRIPTION	DATE	BY
A6	SHIFT TO ESP32 PLATFORM, REBUILD M5.BUS, FIRST ADDITION	3/18/2017	MH

PAGE NO.	SCHEMATIC PAGE
1	COVER PAGE
2	POWER MANAGEMENT
3	ESP32 SUBSYSTEM
4	USB-UART & ACCESSORY
5	M.BUS DEFINATION

M5 STACK CORE

Title: M5 STACK CORE COVER

Size	Number	Revision
A4	013-0000-001	A

Date:	2017/11/28	Sheet of	
File:	D:\M5技术资料\..\A1-COVER.SchDoc	Drawn By:	Han Shihao





M5 STACK CORE

Title: M5 STACK CORE POWER MANAGEMENT		
Size: A4	Number: 013-0000-002	Revision: A
Date: 2017/11/28		Sheet of
File: D:\M5技术资料\..\A1-PWR.SchDoc		Drawn By: Han Shihao

















M5 STACK CORE

Title: M5 STACK CORE ESP32 SUBSYSTEM		
Size: A4	Number: 013-0000-003	Revision: A
Date: 2017/11/28		Sheet of
File: D:\M5技术资料\..\A1-ESP32.SchDoc		Drawn By: Han Shihao



Title		
Size A4	Number	Revision
Date: 2017/11/28		Sheet of
File: D:\M5技术资料\..\A1-DEBUG.SchDoc		Drawn By:


VDD_3V3
R4 100K
S1
GPIO37
D24
SMT-3x6-SWC
GND
R7 100K
S2
GPIO38
D26
R10 100K
S3
GPIO39
D27
R13 100K
S4
PWR
D28
SMT_SW_TS_015
C7 1nF
VCC_3V3
R5 12K
GPIO0
R12 12K
EN
C25 1nF
D25
PWR
1N5819
USB_CC_1
R3 5.1K
USB_CC_2
R6 5.1K
VDD_3V45
R14 10K
U3
RST
DP
DM
REGIN
VBUS
VIO
VDD
GND
TXD
RXD
CTS
RTS
DSR
DTR
DCD
RI
SUSPEND
SUSPEND#
GPIO.3
GPIO.2
GPIO.1
GPIO.0
VPP
CP2104
R8 470R
RXD0 GPIO3
TXD0 GPIO1
USB_DP
USB_DN
VIN_USB
C5 10uF/6.3V
C6 0.1uF
VIN_USB
FUSE1 2A
D1 RLSD52A031V
D2 RLSD52A031V
R9 22R
R11 22R
U5
VCC
D-
D+
ID
GND
MH1
MH2
USB_Micro
U6
BL
#RST
VCC
R/S
MOSI
SCK
CS
M5-LCD
FET1 AO3402
R15 100K
GPIO32
GPIO33
GPIO27
GPIO23
GPIO18
GPIO14
D29
D30
D31
D32
R17 12K
R18 12K
R20 12K
R21 12K
SPI_SDCS
SPI_SDDI
SPI_CLK
SPI_SDDO
R22 22R
GPIO4
GPIO19
U8
RSV
CS
DI
VDD
SCLK
VSS
DO
RSV/IRQ
SW
MH4
MH3
MH2
MH1
MicroSD-SPI
DTR
RTS
R16 12K
R19 12K
VT2 NPN-S8050-贴片
VT3 NPN-S8050-贴片
M5 STACK CORE
Title
M5 STACK CORE USB-UART & ACCESSORY
Size
A4
Number
013-0000-004
Revision
A
Date: 2017/11/28
Sheet of
File: D:\M5技术资料\..\A1-PHEP.SchDoc
Drawn By: Han Shihao



Title			
Size A4	Number		Revision
Date: 2017/11/28		Sheet of	
File: D:\M5技术资料\..\A1-AUDIO-AMP.SchDoc		Drawn By:	





	GND	1	2	ADC1	GPIO35
	GND	3	4	ADC2	GPIO36
	GND	5	6	RESET	EN
GPIO23	MOSI	7	8	DAC0/AUDIO_L	GPIO25
GPIO19	MISO	9	10	DAC1/AUDIO_R	GPIO26
GPIO18	SCK	11	12	3.3V	
GPIO3	IO0/RXD1	13	14	IO1/TXD1	GPIO1
GPIO16	IO2/RXD2	15	16	IO3/TXD2	GPIO17
GPIO21	IO4/SDA	17	18	IO5/SCL	GPIO22
GPIO2	IO6	19	20	IO7	GPIO5
GPIO12	IO8/IIS_SCLK	21	22	IO9/IIS_WS	GPIO13
GPIO15	IO10/IIS_OUT	23	24	IO11/IIS_MCLK/BOOT	GPIO0
	HPWR	25	26	ADC0/IIS_IN	GPIO34
	HPWR	27	28	5V	
	HPWR	29	30	BATTERY	

M5 STACK CORE

Title: M5 STACK CORE M.BUS DEFINATION		
Size: A4	Number: 013-0000-005	Revision: A
Date: 2017/11/28		Sheet of
File: D:\M5技术资料\..\A1-MBUS.SchDoc		Drawn By: Han Shihao