END TERM EXAMINATION

	Second Semester [BCA] May-June 2019			
Pa	per Code: BCA-106 Subject: Digital Electronics			
Tir	ne: 3 Hours Maximum Marks: 75	į		
No	ote: Attempt any five questions including Q.no. 1 which is compulsory.			
	Select one questions from each unit. Assume missing data if any.			
01	Attorney and Constitution of the Constitution			
Q1	Attempt any five questions:			
	 (a) Explain Parity Generation and checking process with example. (b) Explain Excess-3, BCD and gray codes. Convert binary 1101 to 			
	equivalent gray code and also convert Gray code 0111 to equivalent			
	Binary code. (4)			
	(c) Perform the following conversions: (3)			
	(i) $(A3.1E)_{16} = ()_{10}$			
	$(11) (532.03)_8 = (11)_{10}$			
	(d) Define fan-in, fan-out, propagation delay, noise margin and voltage parameters. (3)			
	parameters. (3) (e) What is a D flip flop? Show how SR flip flop can be converted to D flip			
	flop? (3)			
	(f) Explain the working of Serial in Serial Out shift right register. (4)			
	(g) What is binary multiplier? Discuss the multiplier using shift method. (4	ł)		
	Unit-I			
Q2	(a) Design the circuit of the Boolean Equation: (4.5)			
	$Y = (\overline{A} + \overline{B})(A + \overline{C} + \overline{D})(A + \overline{B} + C)B$ using only NOR GATES.			
	(b) Why NAND & NOR Gates are called Universal Gates? How an AND			
	Gate can be implemented using only NOR Gates? (4)			
	(c) Implement Ex-OR using NAND gates only. (4)			
Q3	(a) Simplify the following Boolean Fountier using Boolean Alaskar Alaskar I			
ŲJ	(a) Simplify the following Boolean Equation using Boolean Algebra Laws: (4 $Y = \overline{AC(ABD)} + \overline{ABCD} + \overline{ABC}$	•)		
	(b) Simplify the expression $F = \Sigma_m (0,2,3,6,7) + \Sigma_d (8,10,11,15)$ using the K-Map method. (4)			
	(c) Express the function $Y = A + BC$ in both: (4.5)			
	(i) Canonical SOP form			
	(ii) Canonical POS form			
	Unit-II			
	Onit-II			
Q4	(a) Design a Full Adder Circuit using two Half Adders. (4)			
	(b) Design a 1:8 DMUX Circuit. How a 16:1 MUX can be designed using			
	two 8:1 MUX and one OR Gate? (4)			
	(c) What is an encoder? Discuss the design of 8:3 (octal to binary) encoder.			
	encoder. (4.5)			
Q5	(a) What are Multiplexers & DeMultiplexers? Implement the following			
	function using Multiplexer. (6.5)			
	$F(A,B,C,D) = \Sigma_{m} (0,1,2,3,4,6,8,9,13,14)$			
	(b) Design a 4-bit Parallel Adder/Subtractor with controlled inverter and			
	explain its working. (6)			
	P.T.O.			

Unit-III

Q6	(a) Differentiate between Combinational and Sequential circuit. I S-R latch using 2 input NOR gates.(b) What is Race-Around Condition and how it can be elimin Master-Slave JK Flip Flop?	(6)
Q7	(a) What are Shift Registers? The content of a 4-bit shift register linitially 1101. The register is shifted 4 times to the right viserial input being 101101. What will be the final content register after all the 4 shifts are over?(b) Explain in detail the construction and working of Univer Directional shift register.	with the tof the (6)
	Unit-IV	
Q8	(a) What is MOD 6 counter? Draw its state diagram and circuit. (b) Draw and Explain the working of ripple counter.	(6) (6.5)
Q9	(a) Differentiate between RAM and ROM.(b) Explain Johnson counter with truth table and clock pulses.(c) Draw and explain Asynchronous 3 bit up/down counter.	(4) (4) (4.5)

https://www.ggsipuonline.com Whatsapp @ 9300930012 Send your old paper & get 10/-अपने पुराने पेपर्स भेजे और 10 रुपये पायें,

Paytm or Google Pay से