Degree: B.Tech. (CSE/CSAI/CSDS/MAC)

MID-SEMESTER EXAMINATION, September 2023

Max. Marks: 25 Duration: 1:30 Hours Course Title: Computer Architecture and Organization Course Code: COCSC07/CACSC07/CDCSC07/CMCSC07

Semester: III

Note: Attempt ALL questions in the GIVEN ORDER only. Missing data/information (if any), may be

suitably assumed and mentioned in the answer. Diagrams should be drawn neatly.

Q. No.	Question	Marks	co
1/a	What is instruction cycle? How interrupts affect instruction cycle?	2	CO1
(1b)	A digital system has three registers of 5 bits each. Design a bus for the system using either multiplexers or three-state buffers. Also, provide its function table.	3	CO2
23	Design a 4-bit shifter circuit that has a mode bit M . The circuit implements logical shift-left if $M=0$ and circular shift-right if $M=1$.	2	CO2
218	 Differentiate between: Program and instruction set Hardwired control and microprogrammed control Program counter and instruction register 	3	CO1
36	Explain the working of the two passes of an assembler.	2	CO1
3b	Design a 4-bit ALU that can implement the following microoperations: Subtract, Subtract with borrow, Decrement and Transfer. Also, provide the detailed function table.	3	CO2
43/	What is an addressing mode? Why CPUs support so many addressing modes?	2	CO1
4b	If you are writing programs in assembly language, then when will you use instructions with the following addressing modes? Register addressing mode Immediate addressing mode Relative addressing mode	3	CO3
(5)	List the characteristic features of CISC processors. Which of these features are found in the 8085 microprocessor?	2	со3
5b/	 What are the advantages of the following features of RISC processors? Large number of registers Fixed-length instruction format Memory access limited to load and store instructions 	3	соз

Degree: B.Tech. (CSAI/CSDS/MAC/CSE)

END-SEMESTER EXAMINATION, Nov-Dec 2023

Course Title: Computer Architecture and Organization Course Code: CACSC07/CDCSC07/CMCSC07/COCSC07

Time: 3 Hours

Max. Marks: 50

Note: Attempt ALL the five questions. Missing data/information (if any), maybe suitably

assumed and mentioned in the answer. CO Marks Question Q. No. Attempt any 2 parts of the following. Q15 CO₁ Explain the important features of: la/ Digital system 4 Instruction cycle Stored program organization Assembly language Parallel processing CO1 Instructions of which addressing mode should be used in the following situations? · When the operands are specified implicitly in the definition of the instruction To initialize a register to a constant value To perform arithmetic and logic operations in optimum time To access a table of data in the memory To jump to a fixed memory location Provide specific reasons in support of your answers. CO₁ 5 Compare the instruction sets of CISC and RISC. 1/c Attempt any 2 parts of the following. A computer has 64 words of memory, each word being 8 bits wide. The Q_2 CPU accesses the memory by outputting a 6-bit address on its output pins Common A[5..0] and reading in the 8-bit value from memory on its data pins for all D[7..0]. The CPU contains an address register (AR), a program counter parts of (PC), an accumulator (AC), a data register (DR) and an instruction register Q_2 (IR). The CPU must realize the following instructions. Operation Opcode Instruction Mnemonic PC ← 000000 Reset (software interrupt) 00 RST PC ← PC + Jump (relative addressing 01 **JREL** AAAAAA mode) AC
AC or 10 Or OR M[AAAAAA] $AC \leftarrow AC - M$ 11 Subtract **SUB** [AAAAAA] Determine the size of the registers and draw a block diagram of the CO₂ 5 computer showing how the different components are connected by a common bus. CO₂ Design the control unit and the ALU of the computer. CO₂ What is a software interrupt? How is it different from an ordinary instruction? B

at basis was used by Flynn to classify computers? Describe the	5	CO5
Second to make of computers according to the classification.	- 5	CO5
4-segment pipeline is used to solve 16 similar tasks. Determine the	3	003
edup. Pooth's algorithm to multiply 1100 and 0011. Show all the steps. 2	5	CO4
anny 2 parts of the following.	- 5	CO4
2 1 1 1 2 1 1 2 more multiplier Show the calculations.		CO3
the state of the s		CO3
	5	CO
xplain the concepts of priority interrupts and Binas		
2 to the tollowing	5	CC
Thy a computer must have the following memory development		
ROM		
RAM		
Hard disk	nd 5	5 C
That is locality of references? How the concept approximation		
ata? Symlain with suitable examp	e.	5 (
What do you mean by cache performance? Explain will be		
	deserve types of computers according to the classification. 4-segment pipeline is used to solve 16 similar tasks. Determine the sedup. 5 Booth's algorithm to multiply 1100 and 0011. Show all the steps. 2 segment any 2 parts of the following. 6 Esign a 3-bit by 2-bit array multiplier. Show the calculations. 7 Explain with the help of suitable timing diagrams how asynchronous data ansfer with handshaking occurs between the CPU and a peripheral evice. 8 Explain the concepts of priority interrupts and DMA. 8 Extempt any 2 parts of the following. 8 FOM 9 RAM 9 Hard disk 10 What is locality of references? How the concept applies to both code and the steps. 2 hard is locality of references?	desegment pipeline is used to solve 16 similar tasks. Determine the seedup. desedup. desedup.