

**MID-SEMESTER EXAMINATION, September 2023**

Max. Marks: 25

Duration: 1:30 Hours

Course Title: Computer Architecture and Organization

Course Code: COCSC07/CACSC07/CDCSC07/CMCSC07

Note: Attempt ALL questions in the GIVEN ORDER only. Missing data/information (if any), may be suitably assumed and mentioned in the answer. Diagrams should be drawn neatly.

| Q. No. | Question   | Marks | CO  |
|--------|--|-------|-----|
| 1a     | What is instruction cycle? How interrupts affect instruction cycle?  | 2     | CO1 |
| 1b     | A digital system has three registers of 5 bits each. Design a bus for the system using either multiplexers or three-state buffers. Also, provide its function table.   | 3     | CO2 |
| 2a     | Design a 4-bit shifter circuit that has a mode bit M. The circuit implements logical shift-left if M = 0 and circular shift-right if M = 1.  | 2     | CO2 |
| 2b     | Differentiate between: <ul style="list-style-type: none"> <li>• Program and instruction set</li> <li>• Hardwired control and microprogrammed control</li> <li>• Program counter and instruction register</li> </ul>  | 3     | CO1 |
| 3a     | Explain the working of the two passes of an assembler.   | 2     | CO1 |
| 3b     | Design a 4-bit ALU that can implement the following microoperations: Subtract, Subtract with borrow, Decrement and Transfer. Also, provide the detailed function table.  | 3     | CO2 |
| 4a     | What is an addressing mode? Why CPUs support so many addressing modes?   | 2     | CO1 |
| 4b     | If you are writing programs in assembly language, then when will you use instructions with the following addressing modes? <ul style="list-style-type: none"> <li>• Register addressing mode</li> <li>• Immediate addressing mode</li> <li>• Relative addressing mode</li> </ul> | 3     | CO3 |
| 5a     | List the characteristic features of CISC processors. Which of these features are found in the 8085 microprocessor?   | 2     | CO3 |
| 5b     | What are the advantages of the following features of RISC processors? <ul style="list-style-type: none"> <li>• Large number of registers</li> <li>• Fixed-length instruction format</li> <li>• Memory access limited to load and store instructions</li> </ul>                   | 3     | CO3 |

**END-SEMESTER EXAMINATION, Nov-Dec 2023**

Course Title: Computer Architecture and Organization  
Course Code: CACSC07/CDCSC07/CMCSC07/COCSC07

Max. Marks: 50

Time: 3 Hours

**Note: Attempt ALL the five questions. Missing data/information (if any), maybe suitably assumed and mentioned in the answer.**

| Q. No.                      | Question   | Marks    | CO                    |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
|-----------------------------|--|----------|-----------------------|--------|-----------|-----|----------------------------|----|-------------|------|---------------------------------|----|------------------|----|----|----|-----------------------|-----|----------|----|----------------------|--|--|
| Q 1                         | <i>Attempt any 2 parts of the following.</i>   |          |                       |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| 1a ✓                        | Explain the important features of: <ul style="list-style-type: none"> <li>• Digital system</li> <li>• Instruction cycle</li> <li>• Stored program organization</li> <li>• Assembly language</li> <li>• Parallel processing</li> </ul>  | 5        | CO1                   |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| 1b ✗                        | Instructions of which addressing mode should be used in the following situations? <ul style="list-style-type: none"> <li>• When the operands are specified implicitly in the definition of the instruction</li> <li>• To initialize a register to a constant value</li> <li>• To perform arithmetic and logic operations in optimum time</li> <li>• To access a table of data in the memory</li> <li>• To jump to a fixed memory location</li> </ul> Provide specific reasons in support of your answers.  | 5        | CO1                   |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| 1c ✓                        | Compare the instruction sets of CISC and RISC.   | 5        | CO1                   |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| Q 2                         | <i>Attempt any 2 parts of the following.</i>   |          |                       |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| Common for all parts of Q 2 | <p>A computer has 64 words of memory, each word being 8 bits wide. The CPU accesses the memory by outputting a 6-bit address on its output pins A[5..0] and reading in the 8-bit value from memory on its data pins D[7..0]. The CPU contains an address register (AR), a program counter (PC), an accumulator (AC), a data register (DR) and an instruction register (IR). The CPU must realize the following instructions.</p> <table border="1"> <thead> <tr> <th>Mnemonic</th><th>Instruction</th><th>Opcode</th><th>Operation</th></tr> </thead> <tbody> <tr> <td>RST</td><td>Reset (software interrupt)</td><td>00</td><td>PC ← 000000</td></tr> <tr> <td>JREL</td><td>Jump (relative addressing mode)</td><td>01</td><td>PC ← PC + AAAAAA</td></tr> <tr> <td>OR</td><td>Or</td><td>10</td><td>AC ← AC or M [AAAAAA]</td></tr> <tr> <td>SUB</td><td>Subtract</td><td>11</td><td>AC ← AC - M [AAAAAA]</td></tr> </tbody> </table> | Mnemonic | Instruction           | Opcode | Operation | RST | Reset (software interrupt) | 00 | PC ← 000000 | JREL | Jump (relative addressing mode) | 01 | PC ← PC + AAAAAA | OR | Or | 10 | AC ← AC or M [AAAAAA] | SUB | Subtract | 11 | AC ← AC - M [AAAAAA] |  |  |
| Mnemonic                    | Instruction  | Opcode   | Operation             |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| RST                         | Reset (software interrupt)   | 00       | PC ← 000000           |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| JREL                        | Jump (relative addressing mode)  | 01       | PC ← PC + AAAAAA      |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| OR                          | Or   | 10       | AC ← AC or M [AAAAAA] |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| SUB                         | Subtract   | 11       | AC ← AC - M [AAAAAA]  |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| 2a ✓                        | Determine the size of the registers and draw a block diagram of the computer showing how the different components are connected by a common bus.   | 5        | CO2                   |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| 2b ✓                        | Design the control unit and the ALU of the computer.   | 5        | CO2                   |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |
| 2c ✓                        | What is a software interrupt? How is it different from an ordinary instruction?  | 5        | CO2                   |        |           |     |                            |    |             |      |                                 |    |                  |    |    |    |                       |     |          |    |                      |  |  |

|               |   |   |     |
|---------------|---|---|-----|
| Q 3           | Attempt any 2 parts of the following.   |   |     |
| <del>3a</del> | What basis was used by Flynn to classify computers? Describe the different types of computers according to the classification.                    | 5 | CO5 |
| <del>3b</del> | A 4-segment pipeline is used to solve 16 similar tasks. Determine the speedup.  | 5 | CO5 |
| <del>3c</del> | Use Booth's algorithm to multiply 1100 and 0011. Show all the steps.  | 5 | CO4 |
| Q 4           | Attempt any 2 parts of the following.   |   |     |
| <del>4a</del> | Design a 3-bit by 2-bit array multiplier. Show the calculations.  | 5 | CO4 |
| <del>4b</del> | Explain with the help of suitable timing diagrams how asynchronous data transfer with handshaking occurs between the CPU and a peripheral device. | 5 | CO3 |
| <del>4c</del> | Explain the concepts of priority interrupts and DMA.  | 5 | CO3 |
| Q 5           | Attempt any 2 parts of the following.   |   |     |
| <del>5a</del> | Why a computer must have the following memory devices?<br>• ROM<br>• RAM<br>• Hard disk   | 5 | CO3 |
| <del>5b</del> | What is locality of references? How the concept applies to both code and data?  | 5 | CO5 |
| <del>5c</del> | What do you mean by cache performance? Explain with suitable example.   | 5 | CO4 |