Roll No.

Total Pages: 2

## 015405

# August/September 2022 B.Tech. (ENC) IV SEMESTER Digital System Design & Applications (ECP-405)

Time: 3 Hours]

[Max. Marks: 75

#### Instructions:

- 1. It is compulsory to answer all the questions (1.5 marks each) of Part-A in short.
- 2. Answer any four questions from Part-B in detail.
- 3. Different sub-parts of a question are to be attempted adjacent to each other.

#### PART-A

010	(a)	What is VHDL?	<b>4</b> 1 3	(1.5)
12	(b)	What are sequential and concurrent st	atements	100
(T)		What are the RTL description process		(1.5)
	(d)	What does hierarchy mean?		(1.5)
Hapl	(e)	What is entity?	· *** : : : : : : : : : : : : : : : : :	(1.5)
(8)	(f)	Define process in VHDL.		(1.5)
(1)	(g)	What are the signal declaration and sig	nal assig	nmen
		statements?		(1.5)
	(h)	What are Verilog strings?		(1.5)
	(i)	What is structured design methodolog	y?	(1.5)
	(j)	What is user defined primitives?		(1.5)
0154	405/1	00/111/298	i engyasan	2 T O

### **PART-B**

2.	(a)	State the features of VHDL in detail.	(7)
2.14	(b)	Explain the concept of delta delay's in VHDL.	(8)
3.	(a)	Write VHDL code for 8:3 encoder.	(7)
	(b)	Write the VHDL code to implement the 8:1 multip	lexer
		logic.	(8)
		Va	
4.	(a)	Explain different types of operators in VHDL.	(8)
	<b>(b)</b>	Compare data flow, behavioural and struct	ural
		modelling in VHDL.	(7)
5.	(a)	Design 8-to-3 encoder using verilog code.	(7)
	(b)	Discuss various descriptive styles available	1285 180
		hardware modelling using verilog HDL.	(8)
	÷	A - N 26 A 31	
6.	(a)	Explain in detail about verilog data types with sui	table
		examples.	(8)
	(b)	Write a VHDL program for full adder.	(7)
7.	(a)	Explain Mealy and Moore model with neat b	le, O
		diagram.	(3)
	(b)	Compare VHDL and verilog.	(7)